捷多邦,专业PCB打样**\$N54州©T54**其**\$N**74HCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS306C - JANUARY 1996 - REVISED AUGUST 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current 3-State Outputs Interface Directly With System Bus or Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 12 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- Data Flow-Through Pinout (All Inputs on Opposite Side From Outputs)

description/ordering information


These octal buffers and line drivers are designed to have the performance of the popular 'HC240 series devices and to offer a pinout with inputs and outputs on opposite sides of the package. This arrangement greatly facilitates printed circuit board layout.

The 3-state control gate is a 2-input NOR. If either output-enable (OE1 or OE2) input is high, all eight outputs are in the high-impedance state. The 'HCT541 devices provide true data at the outputs.

SN54HCT541 . . . J OR W PACKAGE SN74HCT541 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54HCT541 . . . FK PACKAGE (TOP VIEW)



ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
111	PDIP – N	Tube of 20	SN74HCT541N	SN74HCT541N	
The Part I	0010 0750	Tube of 25	SN74HCT541DW	LIOTE	
A THE W	SOIC - DW	Reel of 2000	SN74HCT541DWR	HCT541	
1000 11 0500	SOP - NS	Reel of 2000	SN74HCT541NSR	HCT541	
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74HCT541DBR	HT541	
		Tube of 70	SN74HCT541PW	7707	
	TSSOP - PW	Reel of 2000	SN74HCT541PWR	HT541	
		Reel of 250	SN74HCT541PWT	MAIM MY	
	CDIP – J	Tube of 20	SNJ54HCT541J	SNJ54HCT541J	
−55°C to 125°C	CFP – W	Tube of 85	SNJ54HCT541W	SNJ54HCT541W	
197	LCCC - FK	Tube of 55	SNJ54HCT541FK	SNJ54HCT541FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN54HCT541, SN74HCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS306C - JANUARY 1996 - REVISED AUGUST 2003

FUNCTION TABLE (each buffer/driver)

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (se	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54HCT541, SN74HCT541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS SCLS306C - JANUARY 1996 - REVISED AUGUST 2003

recommended operating conditions (see Note 3)

			SN	SN54HCT541			SN74HCT541		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	_	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8			0.8	V
٧ı	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time				500			500	ns
T _A	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST SOUDITIONS		VCC	Т	A = 25°C	;	SN54H	CT541	SN74H	CT541	UNIT
PARAMETER	TEST CC	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	V VV	$I_{OH} = -20 \mu A$	4.5.7	4.4	4.499		4.4		4.4		.,
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	I _{OH} = -6 mA	4.5 V	3.98	4.3		3.7		3.84		V
	V VV	I _{OL} = 20 μA	4.5.77		0.001	0.1		0.1		0.1	.,
V _{OL}	$V_I = V_{IH}$ or V_{IL}	I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	V
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0,	$V_I = V_{IH} \text{ or } V_{IL}$	5.5 V		±0.01	±0.5		±10		±5	μΑ
lcc	$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8		160		80	μΑ
ΔI _{CC} †	One input at 0.5 V Other inputs at 0 o	· ·	5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

DADAMETER	FROM		.,	T,	ղ = 25°C	;	SN54H0	CT541	SN74H	CT541	LINUT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			4.5 V		13	23		34		29	
^t pd	A	Y	5.5 V		12	21		31		26	ns
	t _{en} $\overline{\text{OE}}$	V	4.5 V		21	30		45		38	
^t en		Y	5.5 V		19	27		41		34	ns
	ŌĒ	v	4.5 V		19	30		45		38	
^T dis	^t dis OE	OE Y	5.5 V		18	27		41		34	ns
t _t		v	4.5 V		8	12		18		15	ns
			Y			7	11		16		14



SN54HCT541, SN74HCT541 **OCTAL BUFFERS AND LINE DRIVERS** WITH 3-STATE OUTPUTS SCLS306C - JANUARY 1996 - REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETED	FROM TO	ТО	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T,	չ = 25°C	;	SN54H	CT541	SN74H	CT541	LINUT		
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
		V	4.5 V		20	33		49		42			
^t pd	A	Y			5.5 V		19	30		45		38	ns
	OE Y	.,	4.5 V		26	40		60		50			
t _{en}		Y	5.5 V		25	36		54		45	ns		
t _t		V	4.5 V		17	42		63		53			
		, r	5.5 V		14	38		57		48	ns		

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	No load	35	pF

SCLS306C - JANUARY 1996 - REVISED AUGUST 2003


PARAMETER MEASUREMENT INFORMATION




PARA	PARAMETER		CL	S1	S2
	^t PZH	1 k Ω	50 pF		Closed
ten	tPZL	1 K22	or 150 pF	Closed	Open
.	tPHZ	1 k Ω	410 50 5		Closed
^t dis	tPLZ	1 K22	50 pF	Closed	Open
t _{pd} or	t _t		50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms






NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


/C/ Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265