Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 45 ns
- **Internal Program Control and Timer**
- **8K word Boot Block With Lockout**
- Fast Erase Cycle Time 10 seconds
- Word By Word Programming 10 μs/Word Typical
- Hardware Data Protection
- WWW.DZSC.COM DATA Polling For End Of Program Detection
- Small 10 x 14 mm VSOP Package
- Typical 10,000 Write Cycles


Description

The AT49F1024 and the AT49F1025 are 5-volt-only in-system Flash Memories. Their 1 megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 45 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA. The only difference between the AT49F1024 and the AT49F1025 is the pinout. The AT49F1024 is pin compatable with the AT27C1024, and the AT49F1025 is pin compatable with the AT29C1024. (continued)


Pin Configurations

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect


AT49F1025 VSOP Top View Type 1



AT49F1024 VSOP Top View Type 1 10 x 14 mm



PLCC Top View





1-Megabit $(64K \times 16)$ 5-volt Only Flash Memory

AT49F1024 AT49F1025

Rev. 0765D-09/98






To allow for simple in-system reprogrammability, the AT49F1024/1025 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F1024/1025 is performed by erasing a block of data (entire chip or main memory block) and then programming on a word by word basis. The typical word programming time is a fast 10 μs. The end of a program cycle can be optionally detected by the DATA poll-

ing feature. Once the end of a byte program cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K words boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being erased or reprogrammed.

Block Diagram



Device Operation

READ: The AT49F1024/1025 is accessed like an EPROM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual-line control gives designers flexibility in preventing bus contention.

CHIP ERASE: When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together from the same chip erase command (See command definitions table). If the boot block lockout function has been enabled, data in the boot section will not be erased. However, data in the main memory section will be erased. After a chip erase, the device will return to the read mode.

MAIN MEMORY ERASE: As an alternative to the chip erase, a main memory block erase can be performed which will erase all bytes not located in the boot block region to an FFH. Data located in the boot region will not be changed during a main memory block erase. The Main Memory Erase command is a six bus cycle operation. The address (5555H) is latched on the falling edge of the sixth cycle while the 30H data input is latched on the rising edge of

WE. The main memory erase starts after the rising edge of WE of the sixth cycle. Please see Main Memory Erase cycle waveforms. The Main Memory Erase operation is internally controlled; it will automatically time to completion.

WORD PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a word-by-word basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs last, and the data latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The $\overline{\text{DATA}}$ polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The

size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 0000H to 1FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method and can be erased using either the chip erase or the main memory block erase command. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 0002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lock-out feature has been activated and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external pro-

grammer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F1024/1025 features DATA polling to indicate the end of a program or erase cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F1024/1025 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F1024/1025 in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.





Command Definition (in Hex)

Command	Bus	1st Cy	Bus cle	2nd Cyc		3rd Cy	Bus cle	4th Cy		5th Cy		6th Cy	
Sequence	Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Main Memory Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	30
Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽²⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽³⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽³⁾	1	xxxx	F0										

Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex).

- 2. The 8K word boot sector has the address range 00000H to 1FFFH.
- 3. Either one of the Product ID Exit commands can be used.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +1	25°C
Storage Temperature65°C to +1	50°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6	3.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} +	0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +1	3.5V

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DCand AC Operating Range

		AT49F1024/1025-45	AT49F1024/1025-55	AT49F1024/1025-70	AT49F1024/1025-90
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	Ai	I/O
Read	V_{IL}	V_{IL}	V_{IH}	Ai	D _{OUT}
Program ⁽²⁾	$V_{\rm IL}$	V_{IH}	V _{IL}	Ai	D _{IN}
Standby/Write Inhibit	V_{IH}	X ⁽¹⁾	Х	X	High Z
Program Inhibit	Х	Х	V _{IH}		
Program Inhibit	Χ	V_{IL}	Х		
Output Disable	Х	V_{IH}	Х		High Z
Product Identification					
Hardware	M	V	V	A1 - A15 = V_{IL} , A9 = V_{H} , (3) A0 = V_{IL}	Manufacturer Code ⁽⁴⁾
Hardware	V _{IL}	V_{IL}	V _{IH}	A1 - A15 = V_{IL} , A9 = V_{H} , (3) A0 = V_{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾				A0 = V _{IL} , A1 - A15 = V _{IL}	Manufacturer Code ⁽⁴⁾
Software				A0 = V _{IH} , A1 - A15 = V _{IL}	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.

4. Manufacturer Code: 1FH, Device Code: 87H.

5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V \text{ to } V_{CC}$			10	μΑ
I _{LO}	Output Leakage Current	$V_{I/O} = 0V \text{ to } V_{CC}$			10	μΑ
	V 0: " 0 : 10100	<u> </u>	Com.		100	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}} = V_{\text{CC}} - 0.3V \text{ to } V_{\text{CC}}$	Ind.		300	μΑ
I _{SB2}	V _{CC} Standby Current TTL	$\overline{\text{CE}}$ = 2.0V to V _{CC}			3	mA
I _{CC} ⁽¹⁾	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA			50	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage			2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA		2.4		V
V _{OH2}	Output High Voltage CMOS	$I_{OH} = -100 \mu A; V_{CC} = 4.5 V$		4.2		V

Note: 1. In the erase mode, I_{CC} is 90 mA.






AC Read Characteristics


			024-45 AT49F102 025-45 AT49F102							
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{ACC}	Address to Output Delay		45		55		70		90	ns
t _{CE} ⁽¹⁾	CE to Output Delay		45		55		70		90	ns
t _{OE} ⁽²⁾	OE to Output Delay	0	30		30		35	0	40	ns
t _{DF} ⁽³⁾⁽⁴⁾	CE or OE to Output Float	0	25	0	25	0	25	0	25	ns
t _{OH}	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾




- Notes: 1. \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC} .
 - $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC} .
 - t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L = 5 \text{ pF}$).
 - This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load



Pin Capacitance

f = 1 MHz. $T = 25^{\circ}C^{(1)}$

	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	V _{OUT} = 0V


1. This parameter is characterized and is not 100% tested. Note:

AC Word Load Characteristics


Symbol	Parameter	Min	Max	Units
t _{AS} , t _{OES}	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{CS}	Chip Select Set-up Time	0		ns
t _{CH}	Chip Select Hold Time	0		ns
t_{WP}	Write Pulse Width (WE or CE)	90		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH} , t _{OEH}	Data, OE Hold Time	0		ns
t _{WPH}	Write Pulse Width High	90		ns

AC Word Load Waveforms

WE Controlled



CE Controlled









Program Cycle Characteristics

Symbol	Parameter	Min	Тур	Max	Units
t _{BP}	Word Programming Time		10	50	μs
t _{AS}	Address Set-up Time	0			ns
t _{AH}	Address Hold Time	50			ns
t _{DS}	Data Set-up Time	50			ns
t _{DH}	Data Hold Time	0			ns
t _{WP}	Write Pulse Width	90			ns
t _{WPH}	Write Pulse Width High	90			ns
t _{EC}	Erase Cycle Time			10	seconds

Program Cycle Waveforms



Main Memory or Chip Erase Cycle Waveforms



Notes: 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

2. For chip erase, the address should be 10H. For a main memory erase the data should be 30H.


Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
t _{OEH}	OE Hold Time	10			ns
t _{OE}	OE to Output Delay ⁽²⁾				ns
t _{OEHP}	OE High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






Software Product Identification Entry⁽¹⁾




Software Product Identification Exit⁽¹⁾



Notes:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A15 = V_{IL} . Manufacture Code is read for A0 = V_{IL} ; Device Code is read for A0 = V_{IH} .
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 87H

Boot Block Lockout Enable Algorithm⁽¹⁾



Notes: 1. Data Format: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).

2. Boot block lockout feature enabled.

AT49F1024 Ordering Information⁽¹⁾

t _{ACC} (ns)	I _{CC} (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
45	50	0.1	AT49F1024-45VC	40V	Commercial (0° to 70°C)
55	50	0.1	AT49F1024-55VC	40V	Commercial (0° to 70°C)
-	50	0.3	AT49F1024-55VI	40V	Industrial (-40° to 85°C)
70	50	0.1	AT49F1024-70VC	40V	Commercial (0° to 70°C)
	50	0.3	AT49F1024-70VI	40V	Industrial (-40° to 85°C)
90	50	0.1	AT49F1024-90VC	40V	Commercial (0° to 70°C)
	50	0.3	AT49F1024-90VI	40V	Industrial (-40° to 85°C)

Note: 1. The AT49F1024 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

Package Type		
40V	40-Lead, Thin Small Outline Package (VSOP) (10 mm x 14 mm)	





AT49F1025 Ordering Information⁽¹⁾


t _{ACC} (ns)	I _{CC} (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
45	50	0.1	AT49F1025-45JC	44J	Commercial
			AT49F1025-45VC	40V	(0° to 70°C)
55	50	0.1	AT49F1025-55JC	44J	Commercial
			AT49F1025-55VC	40V	(0° to 70°C)
	50	0.3	AT49F1025-55JI	44J	Industrial
			AT49F1025-55VI	40V	(-40° to 85°C)
70	50	0.1	AT49F1025-70JC	44J	Commercial
			AT49F1025-70VC	40V	(0° to 70°C)
	50	0.3	AT49F1025-70JI	44J	Industrial
			AT49F1025-70VI	40V	(-40° to 85°C)
90	50	0.1	AT49F1025-90JC	44J	Commercial
			AT49F1025-90VC	40V	(0° to 70°C)
	50	0.3	AT49F1025-90JI	44J	Industrial
			AT49F1025-90VI	40V	(-40° to 85°C)

Note: 1. The AT49F1025 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 0000H to 1FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.


Package Type		
44J	44-Lead, Plastic, J-Leaded Chip Carrier Package (PLCC)	
40V	40-Lead, Thin Small Outline Package (VSOP) (10 mm x 14 mm)	

Packaging Information

44J, 44-Lead, Plastic J-Leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-018 AC



40V, 40-Lead, Plastic Thin Small Outline Package (VSOP) Dimensions in Millimeters and (Inches)*



*Controlling dimension: millimeters