


捷多邦 , 专业PCB打样 **SN54LV中64A**中**SN74LV164A** 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS


SCLS403H - APRIL 1998 - REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Max tpd of 10.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- **Support Mixed-Mode Voltage Operation on All Ports**
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)










SN54LV164A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The 'LV164A devices are 8-bit parallel-out serial shift registers designed for 2-V to 5.5-V V_{CC} operation.

ORDERING INFORMATION

TA	PACKA	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
111	QFN – RGY	Reel of 1000	SN74LV164ARGYR	LV164A
EE.	2010 5	Tube of 50	SN74LV164AD	11/4044
THE WW	SOIC - D	Reel of 2500	SN74LV164ADR	LV164A
Jun.	SOP - NS	Reel of 2000	SN74LV164ANSR	74LV164A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV164ADBR	LV164A
		Tube of 90	SN74LV164APW	- 一二十五7
	TSSOP - PW	Reel of 2000	SN74LV164APWR	LV164A
		Reel of 250	SN74LV164APWT	WWW.D.
	TVSOP - DGV	Reel of 2000	SN74LV164ADGVR	LV164A
	CDIP – J	Tube of 25	SNJ54LV164AJ	SNJ54LV164AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV164AW	SNJ54LV164AW
- EB	LCCC - FK	Tube of 55	SNJ54LV164AFK	SNJ54LV164AFK

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS403H - APRIL 1998 - REVISED APRIL 2005

description/ordering information (continued)


These devices feature AND-gated serial (A and B) inputs and an asynchronous clear ($\overline{\text{CLR}}$) input. The gated serial inputs permit complete control over incoming data, as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

FUNCTION TABLE

	INPU	JTS		C	UTPUT	S		
CLR	CLK	Α	В	Q _A Q _B Q				
L	Х	Χ	Χ	L	L	L		
Н	L	Χ	X	Q _{A0}	Q_{B0}	Q _{H0}		
Н	\uparrow	Н	Н	Н	Q_{An}	Q_{Gn}		
Н	\uparrow	L	X	L	Q_{An}	Q_{Gn}		
Н	\uparrow	Χ	L	L	Q_{An}	Q _{Gn}		

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established.

logic diagram (positive logic)




Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.



 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock: indicates a 1-bit shift.

SCLS403H - APRIL 1998 - REVISED APRIL 2005

typical clear, shift, and clear sequences



SCLS403H - APRIL 1998 - REVISED APRIL 2005

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

SCLS403H - APRIL 1998 - REVISED APRIL 2005

recommended operating conditions (see Note 5)

			SN54L	-V164A	SN74L	V164A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
.,	I Pale Tarrel Competence Income	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$.,
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
\/	Low lovel input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} ×0.3		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
٧I	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	V _{CC}	0	VCC	V
		V _{CC} = 2 V	S	-50		-50	μΑ
	Likely level autout aumont	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	90	-2		-2	
ЮН	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V _{CC} = 2 V		50		50	μΑ
١.	Law law all autout aumant	V _{CC} = 2.3 V to 2.7 V		2		2	
lOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54	1LV164A	L.	SN74	ILV164A	1	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	IOH = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
	I _{OH} = −2 mA	2.3 V	2			2			V
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			V
	I _{OH} = -12 mA	4.5 V	3.8	3/2	3	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		,S	0.1			0.1	
V	I _{OL} = 2 mA	2.3 V		97	0.4			0.4	V
VOL	I _{OL} = 6 mA	3 V		5	0.44			0.44	V
	I _{OL} = 12 mA	4.5 V	./6	5	0.55			0.55	
lı	V _I = 5.5 V or GND	0 to 5.5 V	000		±1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	Q.		20			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		2.2			2.2		рF



SCLS403H - APRIL 1998 - REVISED APRIL 2005

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54L	/164A	SN74L\	/164A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Poles desettes	CLR low	6		6.5	KI	6.5		
t _W	Pulse duration	CLK high or low	6.5		7.5	2	7.5		ns
	Outros Cara	Data before CLK↑	6.5		8.5		8.5		
t _{su}	Setup time	CLR inactive	3		23		3		ns
t _h	Hold time	Data after CLK↑	-0.5		0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54LV	/164A	SN74L\	/164A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Polar donation	CLR low	5		5	KE	5		
t _W	Pulse duration	CLK high or low	5		5,4	2	5		ns
	Cabus time	Data before CLK↑	5		6		6		
tsu	Setup time	CLR inactive	2.5		2.5		2.5		ns
t _h	Hold time	Data after CLK↑	0		0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	SN54L	V164A	SN74LV164A		LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Polar donation	CLR low	5		5	KE	5		
t _W	Pulse duration	CLK high or low	5		5,4	2	5		ns
	Cathur time	Data before CLK↑	4.5		4.5		4.5		
tsu	Setup time	CLR inactive	2.5		2.5		2.5		ns
th	Hold time	Data after CLK↑	1		Q 1		1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54L\	/164A	SN74L\	/164A	
PARAMETER	(INPUT)	(OUTPUT) CAPA	OUTPUT) CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C _L = 15 pF	55*	105*		50*	N.	50		
f _{max}			C _L = 50 pF	45	85		40	1	40		MHz
^t pd	CLK	Q	C: 45 pF		9.2*	17.6*	1* <	20*	1	20	20
^t PHL	CLR	Q	C _L = 15 pF		8.6*	16*	10	18*	1	18	ns
^t pd	CLK	Q	C: _ 50 pF		11.5	21.1	Qĭ	24	1	24	20
^t PHL	CLR	Q	$C_L = 50 pF$		10.8	19.5	Q 1	22	1	22	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS403H - APRIL 1998 - REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L\	/164A	SN74L	/164A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	80*	155*		65*	EN	65		NAL 1-
^T max			C _L = 50 pF	50	120		45	FL	45		MHz
t _{pd}	CLK	Q	C: _ 15 pF		6.4*	12.8*	1*,<	15*	1	15	
t _{PHL}	CLR	ά	C _L = 15 pF		6*	12.8*	1*	15*	1	15	ns
t _{pd}	CLK	Q	C _I = 50 pF		8.3	16.3	Q ₁	18.5	1	18.5	ns
t _{PHL}	CLR	Q	CL = 50 pr		7.9	16.3	Q 1	18.5	1	18.5	113

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54L	/164A	SN74L\	/164A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C _L = 15 pF	125*	220*		105*	EN	105		N41.1-
†max			C _L = 50 pF	85	165		75	KI	75		MHz
t _{pd}	CLK	Q	C: _ 15 pE		4.5*	9*	1*,4	10.5*	1	10.5	
^t PHL	CLR	ά	C _L = 15 pF		4.2*	8.6*	15	10*	1	10	ns
^t pd	CLK	Q	C _I = 50 pF		6	11	Q1	12.5	1	12.5	ns
t _{PHL}	CLR	Q	CL = 50 pr		5.8	10.6	Q 1	12.5	1	12.5	113

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)

	DADAMETED	SN	74LV164	A	
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.28	8.0	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.22	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3.09		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS		VCC	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	3.3 V	48.1	pF
				5 V	47.5	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 3 \ ns$, $t_f \leq 3 \ ns$.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







9-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SN74LV164AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADGVRE4	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164APWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164APWTE4	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV164ARGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

9-Aug-2005

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G14)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- $ilde{\mathbb{D}}$ The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BA.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265