捷多邦,专业PCB打样**SN**5A44**V©74A**出**S**N74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS287H - JANUARY 1993 - REVISED JUNE 1998

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and DIPs (J)

description


The SN54LVC74A dual positive-edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V $V_{\rm CC}$ operation and the SN74LVC74A dual positive-edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are

SN54LVC74A . . . J OR W PACKAGE SN74LVC74A . . . D, DB, OR PW PACKAGE (TOP VIEW)



SN54LVC74A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC74A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVC74A is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

RCDUCTION DATA information is current as of publication date. roducts conform to specifications per the terms of Texas Instruments randard warranty. Production processing does not necessarily include esting of all parameters.




SCAS287H – JANUARY 1993 – REVISED JUNE 1998

FUNCTION TABLE

	INP	OUTI	PUTS		
PRE	CLR	CLK	D	Q	Ø
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H [†]
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q ₀	\overline{Q}_0


[†] This configuration is unstable; that is, it does not persist when $\overline{\mathsf{PRE}}$ or $\overline{\mathsf{CLR}}$ returns to its inactive (high) level.

logic symbol‡



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each flip-flop (positive logic)





SCAS287H - JANUARY 1993 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply-voltage range, V _{CC}	–0.5 V to 6.5 V
Input-voltage range, V _I (see Note 1)	
Output-voltage range, VO (see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54L	/C74A	SN74L	VC74A	UNIT
			MIN	MAX	MIN	MAX	UNII
\/	Cupphyyoltogo	Operating	2	3.6	1.65	3.6	V
VCC	Supply voltage	Data retention only	1.5		1.5		V
		V _{CC} = 1.65 V to 1.95 V			0.65×V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V
VIH Hig VIL Lov VI Inpu		V _{CC} = 2.7 V to 3.6 V	2		2		
		V _{CC} = 1.65 V to 1.95 V				0.35×V _{CC}	
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V				0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8	
٧ı	Input voltage	-	0	5.5	0	5.5	V
Vo	Output voltage		0	Vcc	0	Vcc	V
		V _{CC} = 1.65 V				-4	
la	High lovel cutout current	V _{CC} = 2.3 V				-8	mA
ЮН	High-level output current	V _{CC} = 2.7 V		-12		-12	mA
		V _{CC} = 3 V		-24		-24	
		V _{CC} = 1.65 V				4	
1	Lave lavel autout avenue	V _{CC} = 2.3 V				8	A
lOL	Low-level output current	V _{CC} = 2.7 V		12		12	mA
		VCC = 3 V		24		24	
Δt/Δν	Input transition rise or fall rate	-	0	10	0	10	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCAS287H – JANUARY 1993 – REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	.,	SN	54LVC7	4A	SN	74LVC7	4A	LINUT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
	100	1.65 V to 3.6 V				V _{CC} -0.	.2		
	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0	.2					
	I _{OH} = -4 mA	1.65 V				1.2			
V _{OH}	I _{OH} = -8 mA	2.3 V				1.7			V
	12 m A	2.7 V	2.2			2.2			
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
	100.00	1.65 V to 3.6 V						0.2	
	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2				
\/a-	I _{OL} = 4 mA	1.65 V						0.45	V
VOL	I _{OL} = 8 mA	2.3 V						0.7	V
	I _{OL} = 12 mA	2.7 V			0.4			0.4	
	I _{OL} = 24 mA	3 V			0.55			0.55	
lį	V _I = 5.5 V or GND	3.6 V			±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10			10	μΑ
ΔICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ
Ci	V _I = V _{CC} or GND	3.3 V		5			5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			SN54LVC74A				
			V _{CC} = 2.7 V		V _{CC} =	UNIT	
			MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency			83		100	MHz
	Pulse duration	PRE or CLR low	3.3		3.3		ns
t _W	ruise duration	CLK high or low	3.3		3.3		115
	Catura tima hafara CLIVA	Data	3.4		3		ns
t _{su}	Setup time before CLK↑ PRE or CLR		2.2		2		115
t _h	Hold time, data after CLK↑		1		1		ns

SCAS287H - JANUARY 1993 - REVISED JUNE 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		SN74LVC74A										
			V _{CC} =		V _{CC} =		VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			†		†		83		100	MHz	
	Dulas duration	PRE or CLR low	†		†		3.3		3.3			
t _W	Pulse duration CLK high or low		†		†		3.3		3.3		ns	
	Catura tima hafara CLKA	Data	†		†		3.4		3		ns	
t _{su}	Setup time before CLK↑	PRE or CLR inactive	†		†		2.2		2		115	
th	Hold time, data after CLK↑		†		†		1	·	0	·	ns	

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER							
	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
			MIN	MAX	MIN	MAX	
f _{max}			83		100		MHz
^t pd	CLK	Q or Q		6	1	5.2	
	PRE or CLR	QUIQ		6.4	1	5.4	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

						SN74L	VC74A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		V _{CC} =	2.5 V 2 V	v _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		†		83		100		MHz
t	CLK	Q or $\overline{\mathbb{Q}}$	†	†	†	†		6	1	5.2	ns
^t pd	PRE or CLR	QuiQ	†	†	†	†		6.4	1	5.4	113
t _{sk(o)} ‡										1	ns

[†] This information was not available at the time of publication.

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
		CONDITIONS	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance per flip-flop	f = 10 MHz	†	†	27	pF


 $[\]ensuremath{^{\dagger}}$ This information was not available at the time of publication.



[‡] Skew between any two outputs of the same package switching in the same direction

SCAS287H - JANUARY 1993 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCAS287H - JANUARY 1993 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{\mbox{\scriptsize O}}$ = 50 $\Omega,$ $t_{\mbox{\scriptsize f}}$ \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCAS287H - JANUARY 1993 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated