
捷多邦,专业PCB打样ISN54LV374A中SN74LV374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS


SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

- 2-V to 5.5-V V_{CC} Operation
- Max tpd of 9.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3$ V, $T_A = 25$ °C
- **Support Mixed-Mode Voltage Operation on All Ports**
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LV374A . . . J OR W PACKAGE SN74LV374A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN74LV374A . . . RGY PACKAGE (TOP VIEW)



SN54LV374A . . . FK PACKAGE (TOP VIEW)



description/ordering information

The 'LV374A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation.

ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
- Com THE	QFN – RGY	Reel of 1000	SN74LV374ARGYR	LV374A
FIFE W.	0010 014	Tube of 25	SN74LV374ADW	11/0744
7 1	SOIC – DW Reel of 2000 SN74LV374ADWR		SN74LV374ADWR	LV374A
	SOP – NS	Reel of 2000	SN74LV374ANSR	74LV374A
4000 1- 0500	SSOP – DB	Reel of 2000	SN74LV374ADBR	LV374A
−40°C to 85°C		Tube of 70	SN74LV374APW	LV374A
	TSSOP - PW	Reel of 2000	SN74LV374APWR	LV374A
		Reel of 250	SN74LV374APWT	LV374A
	TVSOP - DGV	Reel of 2000	SN74LV374ADGVR	LV374A
and the same	VFBGA – GQN	Reel of 1000	SN74LV374AGQNR	LV374A
TE BE	CDIP – J	Tube of 20	SNJ54LV374AJ	SNJ54LV374AJ
-55°C to 125°C	CFP – W	Tube of 85	SNJ54LV374AW	SNJ54LV374AW
7. 1	LCCC – FK	Tube of 55	SNJ54LV374AFK	SNJ54LV374AFK

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

description/ordering information (continued)

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

GQN PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4
Α	1Q OE		Vcc	8Q
В	2D	7D	1D	8D
С	3Q	2Q	6Q	7Q
D	4D	5D	3D	6D
Ε	GND	4Q	CLK	5Q


FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT					
OE	CLK	D	Q				
L	↑	Н	Н				
L	\uparrow	L	L				
L	L	Χ	Q_0				
Н	X	Χ	Z				



SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

logic diagram (positive logic)



Pin numbers shown are for the DB, DGV, DW, FK, J, NS, PW, RGY, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
power-off state, V _O (see Note 1)	0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W
(see Note 3): DGV package	92°C/W
(see Note 3): DW package	58°C/W
(see Note 3): GQN package	78°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T _{stq}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

recommended operating conditions (see Note 5)

			SN54L	.V374A	SN74L	.V374A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
l ,,		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$.,
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		$V_{CC} \times 0.7$		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} ×0.7		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
.,	Law Israel Countries to the ma	V _{CC} = 2.3 V to 2.7 V		V _{CC} ×0.3		V _{CC} ×0.3	V
VIL	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3		V _{CC} ×0.3	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V _{CC} ×0.3		$V_{CC} \times 0.3$	
٧ _I	Input voltage		0	5.5	0	5.5	V
.,	0	High or low state	0	[∠] V _{CC}	0	VCC	
VO	Output voltage	3-state	0 /	5.5	0	5.5	V
		V _{CC} = 2 V	20	-50		-50	μΑ
١.	UP-shi lavash and and an annual	V _{CC} = 2.3 V to 2.7 V	30	-2		-2	
ІОН	High-level output current	V _{CC} = 3 V to 3.6 V	0,000	-8		-8	mA
		V _{CC} = 4.5 V to 5.5 V		-16		-16	
		V _{CC} = 2 V		50		50	μА
١.		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		V _{CC} = 4.5 V to 5.5 V		16		16	
		V _{CC} = 2.3 V to 2.7 V		200		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEGT COMPITIONS		SN54	4LV374A		SN74	LV374A	١	LINUT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
.,	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			.,
VOH	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48			V
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8	N.	•	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		,S	0.1			0.1	
V	I _{OL} = 2 mA	2.3 V		Q.	0.4			0.4	V
V _{OL}	I _{OL} = 8 mA	3 V		5	0.44			0.44	V
	I _{OL} = 16 mA	4.5 V	<i>7</i> / _G	5	0.55			0.55	
lį	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V	08		±1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V	Q.		±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		2.9			2.9	_	pF



SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54LV374A		SN74LV374A		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	6		7	W.U	7		ns
t _{su}	Setup time, data before CLK↑	5		5.5	JIV.	5.5		ns
th	Hold time, data after CLK↑	2.5		2.5		2.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54LV374A		SN74LV374A		LINUT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	5		5.5	N. C	5.5		ns
t _{su}	Setup time, data before CLK↑	4.5		4.5	JIL	4.5		ns
t _h	Hold time, data after CLK↑	2		2		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54L	/374A	SN74LV374A		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, CLK high or low	5		5	W.U	5		ns
t _{su}	Setup time, data before CLK↑	3		3	Alle	3		ns
t _h	Hold time, data after CLK↑	2		2	~	2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	չ = 25°C	;	SN54L\	/374A	SN74L\	/374A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
· ·			C _L = 15 pF	60*	105*		50*		50		MHz
f _{max}			C _L = 50 pF	50	85		40	7	40		IVITZ
^t pd	CLK	Q			9.7*	16.3*	1*	19*	1	19	
t _{en}	ŌĒ	Q	C _L = 15 pF		8.9*	15.9*	1* 4	19*	1	19	ns
^t dis	ŌĒ	Q			6.3*	12.6*	1*	15*	1	15	
^t pd	CLK	Q			11.8	19.3	27	23	1	23	
t _{en}	ŌĒ	Q	C. 50 pF		10.9	18.8	& 1	22	1	22	
^t dis	ŌĒ	Q	C _L = 50 pF		8.2	17.3	1	19	1	19	ns
tsk(o)						2				2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	Վ = 25 °C	;	SN54LV	/374A	SN74L\	/374A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	80*	150*		70*		70		MUL
f _{max}			C _L = 50 pF	55	110		50	5	50		MHz
^t pd	CLK	Q			6.8*	12.7*	1*	15*	1	15	
t _{en}	ŌE	Q	C _L = 15 pF		6.3*	11*	1* 2	13*	1	13	ns
^t dis	ŌĒ	Q			4.7*	10.5*	1*	12.5*	1	12.5	
t _{pd}	CLK	Q			8.3	16.2	27	18.5	1	18.5	
t _{en}	ŌE	Q	C: 50 pF		7.7	14.5	Ø 1	16.5	1	16.5	
^t dis	ŌĒ	Q	C _L = 50 pF		5.9	14	1	16	1	16	ns
^t sk(o)						1.5				1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

242445752	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L\	/374A	SN74L	/374A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF	130*	205*		110*		110		MHz
f _{max}			C _L = 50 pF	85	170		75	3	75		IVITZ
^t pd	CLK	Q			4.9*	8.1*	1*	9.5*	1	9.5	
t _{en}	ŌE	Q	C _L = 15 pF		4.6*	7.6*	1*	9*	1	9	ns
^t dis	ŌĒ	Q			3.4*	6.8*	1*	8*	1	8	
^t pd	CLK	Q			5.9	10.1	27	11.5	1	11.5	
t _{en}	ŌĒ	Q	C: 50 pF		5.5	9.6	& 1	11	1	11	
^t dis	ŌĒ	Q	C _L = 50 pF		4	8.8	1	10	1	10	ns
^t sk(o)						1				1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 6)

	PARAMETER				UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.6	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		2.9		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 6: Characteristics are for surface-mount packages only.


operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS		VCC	TYP	UNIT
	Dawar dissination conscitones	Outpute enabled	C. F0 pF	f = 10 MHz	3.3 V	21.1	pF
Cpd	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	1 = 10 IVIHZ	5 V	22.8	pr



SCLS408G - APRIL 1998 - REVISED DECEMBER 2004

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

25-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV374ADBR	ACTIVE	SSOP	DB	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LV374ADGVR	ACTIVE	TVSOP	DGV	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV374ADW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR Level-1-235C-UNLIM
SN74LV374ADWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR Level-1-235C-UNLIM
SN74LV374AGQNR	ACTIVE	VFBGA	GQN	20	1000	None	SNPB	Level-1-240C-UNLIM
SN74LV374ANSR	ACTIVE	SO	NS	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LV374APW	ACTIVE	TSSOP	PW	20	70	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV374APWR	ACTIVE	TSSOP	PW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV374APWT	ACTIVE	TSSOP	PW	20	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV374ARGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV374AZQNR	ACTIVE	VFBGA	ZQN	20	1000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (**RoHS**): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194




DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers amplifier.ti.com		Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
		Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265