

# 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

- Member of the Texas Instruments **Widebus™** Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

## description

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16952 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## DGG, DGV, OR DL PACKAGE (TOP VIEW)

|                       |    |    |                       |
|-----------------------|----|----|-----------------------|
| $\overline{1OEAB}$    | 1  | 56 | $\overline{1OEBA}$    |
| $\overline{1CLKAB}$   | 2  | 55 | $\overline{1CLKBA}$   |
| $\overline{1CLKENAB}$ | 3  | 54 | $\overline{1CLKENBA}$ |
| GND                   | 4  | 53 | GND                   |
| 1A1                   | 5  | 52 | 1B1                   |
| 1A2                   | 6  | 51 | 1B2                   |
| $V_{CC}$              | 7  | 50 | $V_{CC}$              |
| 1A3                   | 8  | 49 | 1B3                   |
| 1A4                   | 9  | 48 | 1B4                   |
| 1A5                   | 10 | 47 | 1B5                   |
| GND                   | 11 | 46 | GND                   |
| 1A6                   | 12 | 45 | 1B6                   |
| 1A7                   | 13 | 44 | 1B7                   |
| 1A8                   | 14 | 43 | 1B8                   |
| 2A1                   | 15 | 42 | 2B1                   |
| 2A2                   | 16 | 41 | 2B2                   |
| 2A3                   | 17 | 40 | 2B3                   |
| GND                   | 18 | 39 | GND                   |
| 2A4                   | 19 | 38 | 2B4                   |
| 2A5                   | 20 | 37 | 2B5                   |
| 2A6                   | 21 | 36 | 2B6                   |
| $V_{CC}$              | 22 | 35 | $V_{CC}$              |
| 2A7                   | 23 | 34 | 2B7                   |
| 2A8                   | 24 | 33 | 2B8                   |
| GND                   | 25 | 32 | GND                   |
| $\overline{2CLKENAB}$ | 26 | 31 | $\overline{2CLKENBA}$ |
| $\overline{2CLKAB}$   | 27 | 30 | $\overline{2CLKBA}$   |
| $\overline{2OEAB}$    | 28 | 29 | $\overline{2OEBA}$    |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1999, Texas Instruments Incorporated

**SN74ALVCH16952**  
**16-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

FUNCTION TABLE†

| INPUTS                      |                |                          |   | OUTPUT<br>B    |
|-----------------------------|----------------|--------------------------|---|----------------|
| $\overline{\text{CLKENAB}}$ | $\text{CLKAB}$ | $\overline{\text{OEAB}}$ | A |                |
| H                           | X              | L                        | X | $B_0^\ddagger$ |
| X                           | L              | L                        | X | $B_0^\ddagger$ |
| L                           | ↑              | L                        | L | L              |
| L                           | ↑              | L                        | H | H              |
| X                           | X              | H                        | X | Z              |


† A-to-B data flow is shown; B-to-A data flow is similar, but uses  $\overline{\text{CLKENBA}}$ ,  $\text{CLKBA}$ , and  $\overline{\text{OEBA}}$ .

‡ Level of B before the indicated steady-state input conditions were established

# SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN74ALVCH16952

## 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

### logic diagram (positive logic)



**SN74ALVCH16952**  
**16-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

|  |                            |
|--|----------------------------|
| Supply voltage range, $V_{CC}$ .....                                     | –0.5 V to 4.6 V            |
| Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....         | –0.5 V to 4.6 V            |
| I/O ports (see Notes 1 and 2) .....                                      | –0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, $V_O$ (see Notes 1 and 2) .....                    | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....                        | –50 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....                       | –50 mA                     |
| Continuous output current, $I_O$ .....                                   | ±50 mA                     |
| Continuous current through each $V_{CC}$ or GND .....                    | ±100 mA                    |
| Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package ..... | 81°C/W                     |
| DGV package .....  | 86°C/W                     |
| DL package .....   | 74°C/W                     |
| Storage temperature range, $T_{stg}$ .....                               | –65°C to 150°C             |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The package thermal impedance is calculated in accordance with JESD 51.

**recommended operating conditions (see Note 4)**

|                     |                                    | MIN                         | MAX                  | UNIT |
|---------------------|------------------------------------|-----------------------------|----------------------|------|
| $V_{CC}$            | Supply voltage                     | 1.65                        | 3.6                  | V    |
| $V_{IH}$            | High-level input voltage           | $V_{CC} = 1.65$ V to 1.95 V | $0.65 \times V_{CC}$ | V    |
|                     |                                    | $V_{CC} = 2.3$ V to 2.7 V   | 1.7                  |      |
|                     |                                    | $V_{CC} = 2.7$ V to 3.6 V   | 2                    |      |
| $V_{IL}$            | Low-level input voltage            | $V_{CC} = 1.65$ V to 1.95 V | $0.35 \times V_{CC}$ | V    |
|                     |                                    | $V_{CC} = 2.3$ V to 2.7 V   | 0.7                  |      |
|                     |                                    | $V_{CC} = 2.7$ V to 3.6 V   | 0.8                  |      |
| $V_I$               | Input voltage                      | 0                           | $V_{CC}$             | V    |
| $V_O$               | Output voltage                     | 0                           | $V_{CC}$             | V    |
| $I_{OH}$            | High-level output current          | $V_{CC} = 1.65$ V           | –4                   | mA   |
|                     |                                    | $V_{CC} = 2.3$ V            | –12                  |      |
|                     |                                    | $V_{CC} = 2.7$ V            | –12                  |      |
|                     |                                    | $V_{CC} = 3$ V              | –24                  |      |
| $I_{OL}$            | Low-level output current           | $V_{CC} = 1.65$ V           | 4                    | mA   |
|                     |                                    | $V_{CC} = 2.3$ V            | 12                   |      |
|                     |                                    | $V_{CC} = 2.7$ V            | 12                   |      |
|                     |                                    | $V_{CC} = 3$ V              | 24                   |      |
| $\Delta t/\Delta v$ | Input transition rise or fall rate |                             | 10                   | ns/V |
| $T_A$               | Operating free-air temperature     | –40                         | 85                   | °C   |

NOTE 4: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74ALVCH16952

## 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER             | TEST CONDITIONS  | V <sub>CC</sub>                         | MIN                  | TYP† | MAX  | UNIT |
|-----------------------|--|---|----------------------|------|------|------|
| V <sub>OH</sub>       | I <sub>OH</sub> = -100 µA  | 1.65 V to 3.6 V                         | V <sub>CC</sub> -0.2 |      |      | V    |
|                       | I <sub>OH</sub> = -4 mA  | 1.65 V                                  | 1.2                  |      |      |      |
|                       | I <sub>OH</sub> = -6 mA  | 2.3 V                                   | 2                    |      |      |      |
|                       | I <sub>OH</sub> = -12 mA   | 2.3 V                                   | 1.7                  |      |      |      |
|                       |  | 2.7 V                                   | 2.2                  |      |      |      |
|                       | I <sub>OH</sub> = -24 mA   | 3 V                                     | 2.4                  |      |      |      |
| V <sub>OL</sub>       | I <sub>OL</sub> = 100 µA   | 1.65 V to 3.6 V                         |                      |      | 0.2  | V    |
|                       | I <sub>OL</sub> = 4 mA   | 1.65 V                                  |                      |      | 0.45 |      |
|                       | I <sub>OL</sub> = 6 mA   | 2.3 V                                   |                      |      | 0.4  |      |
|                       | I <sub>OL</sub> = 12 mA  | 2.3 V                                   |                      |      | 0.7  |      |
|                       |  | 2.7 V                                   |                      |      | 0.4  |      |
|                       | I <sub>OL</sub> = 24 mA  | 3 V                                     |                      |      | 0.55 |      |
| I <sub>I</sub>        | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.6 V                                   |                      |      | ±5   | µA   |
| I <sub>I</sub> (hold) | V <sub>I</sub> = 0.58 V  | 1.65 V                                  | 25                   |      |      | µA   |
|                       | V <sub>I</sub> = 1.07 V  | 1.65 V                                  | -25                  |      |      |      |
|                       | V <sub>I</sub> = 0.7 V   | 2.3 V                                   | 45                   |      |      |      |
|                       | V <sub>I</sub> = 1.7 V   | 2.3 V                                   | -45                  |      |      |      |
|                       | V <sub>I</sub> = 0.8 V   | 3 V                                     | 75                   |      |      |      |
|                       | V <sub>I</sub> = 2 V   | 3 V                                     | -75                  |      |      |      |
|                       | V <sub>I</sub> = 0 to 3.6 V‡   | 3.6 V                                   |                      |      | ±500 |      |
| I <sub>OZ</sub> §     | V <sub>O</sub> = V <sub>CC</sub> or GND                                      | 3.6 V                                   |                      |      | ±10  | µA   |
| I <sub>CC</sub>       | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0                  | 3.6 V                                   |                      |      | 40   | µA   |
| ΔI <sub>CC</sub>      | One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND | 3 V to 3.6 V                            |                      |      | 750  | µA   |
| C <sub>i</sub>        | Control inputs   | V <sub>I</sub> = V <sub>CC</sub> or GND | 3.3 V                | 3.5  |      | pF   |
| C <sub>io</sub>       | A or B ports   | V <sub>O</sub> = V <sub>CC</sub> or GND | 3.3 V                | 8.5  |      | pF   |

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)**

|                    |                 | V <sub>CC</sub> = 1.8 V |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | UNIT |    |
|--------------------|-----------------|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|----|
|                    |                 | MIN                     | MAX | MIN                                | MAX | MIN                     | MAX | MIN                                | MAX |      |    |
| f <sub>clock</sub> | Clock frequency | ¶                       |     | 150                                |     | 150                     |     | 150                                |     | MHz  |    |
| t <sub>w</sub>     | Pulse duration  | CLKEN high              | ¶   |                                    | 3.3 |                         | 3.3 |                                    | 3.3 |      | ns |
|                    |                 | CLK high or low         | ¶   |                                    | 3.3 |                         | 3.3 |                                    | 3.3 |      |    |
| t <sub>su</sub>    | Setup time      | Data before CLK         | ¶   |                                    | 1.7 |                         | 1.9 |                                    | 1.5 |      | ns |
|                    |                 | CLKEN before CLK        | ¶   |                                    | 1.2 |                         | 1   |                                    | 1   |      |    |
| t <sub>h</sub>     | Hold time       | Data after CLK          | ¶   |                                    | 0.6 |                         | 0.6 |                                    | 0.8 |      | ns |
|                    |                 | CLKEN after CLK         | ¶   |                                    | 1.1 |                         | 0.9 |                                    | 1.1 |      |    |

¶ This information was not available at the time of publication.

**SN74ALVCH16952**  
**16-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)**

| PARAMETER        | FROM (INPUT)                           | TO (OUTPUT) | V <sub>CC</sub> = 1.8 V |     | V <sub>CC</sub> = 2.5 V ± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V ± 0.3 V |     | UNIT |
|------------------|--|-------------|-------------------------|-----|---------------------------------|-----|-------------------------|-----|---------------------------------|-----|------|
|                  |  |             | MIN                     | TYP | MIN                             | MAX | MIN                     | MAX | MIN                             | MAX |      |
| f <sub>max</sub> |  |             | †                       |     | 150                             |     | 150                     |     | 150                             |     | MHz  |
| t <sub>pd</sub>  | CLK                                    | A or B      |                         | †   | 1                               | 4.1 |                         | 4.6 | 1                               | 3.9 | ns   |
| t <sub>en</sub>  | $\overline{OEBA}$ or $\overline{OEAB}$ | A or B      |                         | †   | 1                               | 5.4 |                         | 5.3 | 1                               | 4.4 | ns   |
| t <sub>dis</sub> | $\overline{OEBA}$ or $\overline{OEAB}$ | A or B      |                         | †   | 1                               | 5.3 |                         | 4.4 | 1.1                             | 4   | ns   |

† This information was not available at the time of publication.

**operating characteristics, T<sub>A</sub> = 25°C**

| PARAMETER       |                               | TEST CONDITIONS                | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | V <sub>CC</sub> = 3.3 V | UNIT |
|-----------------|-------------------------------|--------------------------------|-------------------------|-------------------------|-------------------------|------|
|                 |                               |                                | TYP                     | TYP                     | TYP                     |      |
| C <sub>pd</sub> | Power dissipation capacitance | C <sub>L</sub> = 0, f = 10 MHz | †                       | 53                      | 71                      | pF   |
|                 | Outputs enabled               |                                | †                       | 34                      | 40                      |      |
|                 | Outputs disabled              |                                |                         |                         |                         |      |

† This information was not available at the time of publication.

# SN74ALVCH16952


## 16-BIT REGISTERED TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999


#### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.8\text{ V}$




LOAD CIRCUIT


| TEST              | S1                  |
|-------------------|---------------------|
| $t_{pd}$          | Open                |
| $t_{PLZ}/t_{PZL}$ | 2 $\times$ $V_{CC}$ |
| $t_{PHZ}/t_{PZH}$ | GND                 |




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2\text{ ns}$ ,  $t_f \leq 2\text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999

## PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 2. Load Circuit and Voltage Waveforms**

# SN74ALVCH16952


## 16-BIT REGISTERED TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES011D – JULY 1995 – REVISED FEBRUARY 1999


#### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST              | S1   |
|-------------------|------|
| $t_{pd}$          | Open |
| $t_{PLZ}/t_{PZL}$ | 6 V  |
| $t_{PHZ}/t_{PZH}$ | GND  |




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 3. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.