

November 1994

### 54F/74F191 Up/Down Binary Counter with Preset and Ripple Clock

### **General Description**

The 'F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

### **Features**

- High-Speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable


Commercial	Military	Package Number	Package Description		
74F191PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line		
	54F191DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line		
74F191SC (Note 1)	175	M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC		
74F191SJ (Note 1)	ATIV.	M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ		
A AND THE	54F191FM (Note 2)	W16A	16-Lead Cerpack		
	54F191LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C		

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

### **Logic Symbols**

### Connection Diagrams



©1995 National Semiconductor Corporation TL/F/949

RRD-B30M75/Printed in U. S. A.



### **Unit Loading/Fan Out**

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
CE	Count Enable Input (Active LOW)	1.0/3.0	20 μA/ – 1.8 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ -0.6 mA		
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	20 μA/ -0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	$20 \mu\text{A}/-0.6 \text{mA}$		
Ū/D	Up/Down Count Control Input	1.0/1.0	20 μA/ -0.6 mA		
$\frac{Q_0-Q_3}{\overline{RC}}$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
RC	Ripple Clock Output (Active LOW)	50/33.3	-1 mA/20 mA		
TC	Terminal Count Output (Active HIGH)	50/33.3	-1 mA/20 mA		

### **Functional Description**

The 'F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load  $(\overline{PL})$  input is LOW, information present on the Parallel Data inputs  $(P_0-P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and  $\overline{U}/D$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures 1 and 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{\text{CE}}$  inhibits the  $\overline{\text{RC}}$  output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the  $\overline{\rm RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{\rm RC}$  output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The  $\overline{\text{CE}}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures 1 and 2 doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{\text{CE}}$ .

**Mode Select Table** 

	In	Mode				
PL CE U/D CP				540		
Н	L	L	_	Count Up		
Н	L	Н	$\mathcal{L}$	Count Down		
L	X	Χ	Χ	Preset (Asyn.)		
Н	Н	Χ	X	No Change (Hold)		

### **RC** Truth Table

	Output				
CE TC* CP			RC		
L	Н	T	7		
Н	X	X	Н		
Х	L	X	Н		

<sup>\*</sup>TC is generated internally

H = HIGH Voltage Level
L = LOW Voltage Level

X = Immaterial

<sup>✓ =</sup> LOW-to-HIGH Clock Transition

L = LOW Pulse

# 

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/9495-5

TL/F/9495-6

TL/F/9495-8




FIGURE 1. n-Stage Counter Using Ripple Clock




FIGURE 2. Synchronous n-Stage Counter Using Ripple Carry/Borrow




FIGURE 3. Synchronous n-Stage Counter with Gated Carry/Borrow

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{Storage Temperature} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \text{Ambient Temperature under Bias} & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{Junction Temperature under Bias} & -55^{\circ}\text{C to} + 175^{\circ}\text{C} \\ \text{Plastic} & -55^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \end{array}$ 

 $V_{\mbox{\footnotesize CC}}$  Pin Potential to

 Ground Pin
 −0.5V to +7.0V

 Input Voltage (Note 2)
 −0.5V to +7.0V

 Input Current (Note 2)
 −30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to  $V_{CC}$ TRI-STATE® Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **Recommended Operating Conditions**

Free Air Ambient Temperature

Military  $-55^{\circ}\text{C to} + 125^{\circ}\text{C}$ Commercial  $0^{\circ}\text{C to} + 70^{\circ}\text{C}$ 

Supply Voltage Military

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

### **DC Electrical Characteristics**

Symbol	Parameter .		54F/74F			Units	V	Conditions	
Symbol			Min	Тур	Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			٧	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
$V_{ID}$	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A},$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6 -1.8	mA	Max	$V_{IN} = 0.5V \text{ (except } \overline{CE}\text{)}$ $V_{IN} = 0.5V \text{ (}\overline{CE}\text{)}$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
Icc	Power Supply Current			38	55	mA	Max		


### **AC Electrical Characteristics** 74F 54F 74F $T_A = +25^{\circ}C$ $\mathbf{T_A,V_{CC}} = \mathbf{Mil}$ $\mathbf{T_A}, \mathbf{V_{CC}} = \mathbf{Com}$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$ Symbol Parameter Units $C_L = 50 \, pF$ $C_L = 50 \, pF$ Min Тур Max Min Max Min Max 75 90 MHz Maximum Count Frequency 100 125 f<sub>max</sub> $t_{\text{PLH}}$ Propagation Delay 3.0 5.5 7.5 3.0 9.5 3.0 8.5 CP to Q<sub>n</sub> 5.0 8.5 11.0 5.0 12.0 t<sub>PHL</sub> $t_{PLH}$ Propagation Delay 10.0 13.0 6.0 16.5 14.0 CP to TC 5.0 8.5 5.0 13.5 5.0 12.0 t<sub>PHL</sub> 11.0 7.5 Propagation Delay 3.0 5.5 3.0 9.5 3.0 8.5 $t_{\mathsf{PLH}}$ CP to $\overline{RC}$ 3.0 5.0 7.0 3.0 9.0 3.0 8.0 t<sub>PHL</sub> ns 9.0 Propagation Delay 3.0 5.0 7.0 3.0 3.0 8.0 t<sub>PLH</sub> CE to RC 3.0 9.0 3.0 t<sub>PHL</sub> 5.5 7.0 3.0 8.0 Propagation Delay 7.0 11.0 18.0 7.0 22.0 7.0 20.0 $t_{PLH}$ $\overline{U}/D$ to $\overline{RC}$ 5.5 9.0 12.0 5.5 14.0 5.5 13.0 t<sub>PHL</sub> ns 4.0 Propagation Delay 7.0 10.0 4.0 13.5 11.0 $t_{PLH}$ $\overline{\text{U}}/\text{D}$ to TC 4.0 6.5 10.0 4.0 12.5 4.0 11.0 t<sub>PHL</sub> 4.5 Propagation Delay 3.0 7.0 3.0 9.0 3.0 8.0 $t_{PLH}$ ns 6.0 10.0 13.0 6.0 16.0 6.0 14.0 $P_n$ to $Q_n$ t<sub>PHL</sub> Propagation Delay 5.0 8.5 11.0 5.0 13.0 5.0 12.0 $t_{PLH}$ ns $\overline{PL}$ to $Q_{n}$ 5.5 9.0 12.0 5.5 14.5 5.5 13.0 $t_{\mathsf{PHL}}$ Propagation Delay 5.0 14.0 15.0 5.0 $t_{PLH}$ ns P<sub>n</sub> to TC 6.5 13.0 14.0 t<sub>PHL</sub> Propagation Delay 6.5 19.0 6.5 20.0 $t_{PLH}$ ns $P_n$ to $\overline{RC}$ 6.0 6.0 14.0 15.0 $t_{PHL}$ 16.5 8.0 17.5 Propagation Delay 8.0 $t_{PLH}$ ns $\overline{\text{PL}}$ to TC 6.0 13.5 6.0 14.5 t<sub>PHL</sub> Propagation Delay 10.0 20.0 10.0 t<sub>PLH</sub> 21.0 ns PL to RC 9.0 15.5 9.0 16.0 t<sub>PHL</sub>


AC Operating	Requirements
--------------	--------------


		$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74F		
Symbol	Parameter			T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com		Units
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW P <sub>n</sub> to <del>P</del> L	4.5 4.5		6.0 6.0		5.0 5.0		ns
t <sub>h</sub> (H)	Hold Time, HIGH or LOW P <sub>n</sub> to PL	2.0 2.0		2.0 2.0		2.0 2.0		113
t <sub>s</sub> (L)	Setup Time LOW CE to CP	10.0		10.5		10.0		ns
t <sub>h</sub> (L)	Hold Time LOW CE to CP	0		0		0		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW U/D to CP	12.0 12.0		12.0 12.0		12.0 12.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW U/D to CP	0 0		0		0		113
t <sub>w</sub> (L)	PL Pulse Width LOW	6.0		8.5		6.0		ns
t <sub>w</sub> (L)	CP Pulse Width LOW	5.0		7.0		5.0		ns
t <sub>rec</sub>	Recovery Time PL to CP	6.0		7.5		6.0		ns


### **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:










16-Lead (0.300" Wide) Molded Dual-In-Line Package (P) NS Package Number N16E



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240

National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Clba Prefecture 261 Tel: (043) 299-2500 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998