

BUK71/7907-55AIE

TrenchPLUS standard level FET

Rev. 01 — 12 August 2002

Product data

1. Product profile

1.1 Description

N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS™ technology, featuring very low on-state resistance, TrenchPLUS current sensing and diodes for ESD protection.

Product availability:

BUK7107-55AIE in SOT426 (D²-PAK)

BUK7907-55AIE in SOT263B (TO-220AB).

1.2 Features

- Integrated current sensor
- ESD protection
- Q101 compliant
- Standard level compatible.

1.3 Applications




- Variable Valve Timing for engines
- Electrical Power Assisted Steering.

1.4 Quick reference data

- $V_{DS} \leq 55 \text{ V}$
- $I_D \leq 140 \text{ A}$
- $R_{DS(on)} = 5.8 \text{ m}\Omega$ (typ)
- $I_D/I_{sense} = 500$ (typ).

2. Pinning information

Table 1: Pinning - SOT426 and SOT263B, simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1	gate (g)		
2	I_{sense}		
3	drain (d)		
4	Kelvin source		
5	source (s)		
mb	mounting base; connected to drain (d)		
		Front view	
		MBK127	
		1 2 3 4 5	
		MBL263	
		SOT426 (D ² -PAK)	SOT263B (TO-220AB)

3. Limiting values


Table 2: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)		-	55	V
V_{DGS}	drain-gate voltage (DC)	$I_{DG} = 250 \mu A$	-	55	V
V_{GS}	gate-source voltage (DC)		-	± 20	V
I_D	drain current (DC)	$T_{mb} = 25^\circ C$; $V_{GS} = 10 V$; Figure 2 and 3	[1] -	140	A
			[2] -	75	A
		$T_{mb} = 100^\circ C$; $V_{GS} = 10 V$; Figure 2	[2] -	75	A
I_{DM}	peak drain current	$T_{mb} = 25^\circ C$; pulsed; $t_p \leq 10 \mu s$; Figure 3	-	560	A
P_{tot}	total power dissipation	$T_{mb} = 25^\circ C$; Figure 1	-	272	W
$I_{GS(CL)}$	gate-source clamping current	continuous	-	10	mA
		$t_p = 5 ms$; $\delta = 0.01$	-	50	mA
T_{stg}	storage temperature		-55	+175	$^\circ C$
T_j	junction temperature		-55	+175	$^\circ C$
Source-drain diode					
I_{DR}	reverse drain current	$T_{mb} = 25^\circ C$	[1] -	140	A
			[2] -	75	A
I_{DRM}	peak reverse drain current	$T_{mb} = 25^\circ C$; pulsed; $t_p \leq 10 \mu s$	-	560	A
Avalanche ruggedness					
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	unclamped inductive load; $I_D = 68 A$; $V_{DS} \leq 55 V$; $V_{GS} = 10 V$; $R_{GS} = 50 \Omega$; starting $T_j = 25^\circ C$	-	460	mJ
Electrostatic Discharge					
V_{esd}	electrostatic discharge voltage; all pins	Human Body Model; $C = 100 pF$; $R = 1.5 k\Omega$		6	kV


[1] Current is limited by power dissipation chip rating

[2] Continuous current is limited by package.




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$$V_{GS} \geq 10 \text{ V}$$

Fig 2. Continuous drain current as a function of mounting base temperature.



$$T_{mb} = 25^{\circ}C; I_{DM} \text{ single pulse.}$$

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

4. Thermal characteristics

Table 3: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient					
	SOT263B	vertical in still air	-	60	-	K/W
	SOT426	minimum footprint; mounted on a PCB	-	50	-	K/W
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Figure 4	-	-	0.55	K/W

4.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.

5. Characteristics


Table 4: Characteristics

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 0.25\text{ mA}$; $V_{GS} = 0\text{ V}$				
		$T_j = 25\text{ }^{\circ}\text{C}$	55	-	-	V
		$T_j = -55\text{ }^{\circ}\text{C}$	50	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1\text{ mA}$; $V_{DS} = V_{GS}$; Figure 9				
		$T_j = 25\text{ }^{\circ}\text{C}$	2	3	4	V
		$T_j = 175\text{ }^{\circ}\text{C}$	1	-	-	V
		$T_j = -55\text{ }^{\circ}\text{C}$	-	-	4.4	V
I_{DSS}	drain-source leakage current	$V_{DS} = 55\text{ V}$; $V_{GS} = 0\text{ V}$				
		$T_j = 25\text{ }^{\circ}\text{C}$	-	0.1	10	μA
		$T_j = 175\text{ }^{\circ}\text{C}$	-	-	250	μA
$V_{(BR)GSS}$	gate-source breakdown voltage	$I_G = \pm 1\text{ mA}$; $-55\text{ }^{\circ}\text{C} < T_j < 175\text{ }^{\circ}\text{C}$	20	22	-	V
I_{GSS}	gate-source leakage current	$V_{GS} = \pm 10\text{ V}$; $V_{DS} = 0\text{ V}$				
		$T_j = 25\text{ }^{\circ}\text{C}$	-	22	1000	nA
		$T_j = 175\text{ }^{\circ}\text{C}$	-	-	10	μA
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = 10\text{ V}$; $I_D = 50\text{ A}$; Figure 7 and 8				
		$T_j = 25\text{ }^{\circ}\text{C}$	-	5.8	7	m Ω
		$T_j = 175\text{ }^{\circ}\text{C}$	-	-	14	m Ω
I_D/I_{sense}	ratio of drain current to sense current	$V_{GS} > 10\text{ V}$; $-55\text{ }^{\circ}\text{C} < T_j < 175\text{ }^{\circ}\text{C}$	450	500	550	
Dynamic characteristics						
$Q_{g(tot)}$	total gate charge	$V_{GS} = 10\text{ V}$; $V_{DS} = 44\text{ V}$; $I_D = 25\text{ A}$; Figure 14	-	116	-	nC
Q_{gs}	gate-source charge		-	19	-	nC
Q_{gd}	gate-to-drain (Miller) charge		-	50	-	nC
C_{iss}	input capacitance	$V_{GS} = 0\text{ V}$; $V_{DS} = 25\text{ V}$; $f = 1\text{ MHz}$; Figure 12	-	4500	-	pF
C_{oss}	output capacitance		-	960	-	pF
C_{rss}	reverse transfer capacitance		-	510	-	pF
$t_{d(on)}$	turn-on delay time	$V_{DS} = 30\text{ V}$; $R_L = 1.2\text{ }\Omega$; $V_{GS} = 10\text{ V}$; $R_G = 10\text{ }\Omega$	-	36	-	ns
t_r	rise time		-	115	-	ns
$t_{d(off)}$	turn-off delay time		-	159	-	ns
t_f	fall time		-	111	-	ns
L_d	internal drain inductance	from upper edge of drain mounting base to center of die	-	2.5	-	nH
L_s	internal source inductance	from source lead to source bond pad	-	7.5	-	nH


Table 4: Characteristics...*continued* $T_j = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Source-drain diode						
V_{SD}	source-drain (diode forward) voltage	$I_S = 25\text{ A}$; $V_{GS} = 0\text{ V}$; Figure 16	-	0.85	1.2	V
t_{rr}	reverse recovery time	$I_S = 20\text{ A}$; $dI_S/dt = -100\text{ A}/\mu\text{s}$	-	80	-	ns
Q_r	recovered charge	$V_{GS} = -10\text{ V}$; $V_{DS} = 30\text{ V}$	-	200	-	nC




$T_j = 25\text{ }^{\circ}\text{C}$; $t_p = 300\text{ }\mu\text{s}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




$T_j = 25\text{ }^{\circ}\text{C}$; $I_D = 50\text{ A}$

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.




$T_j = 25\text{ }^{\circ}\text{C}$; $t_p = 300\text{ }\mu\text{s}$

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}\text{C})}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_j = 25 \text{ °C}$; $V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.



$T_j = 25 \text{ °C}$; $V_{DS} = 25 \text{ V}$

Fig 11. Forward transconductance as a function of drain current; typical values.



$V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.




Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.




Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values.




Fig 15. Drain-sense current ratio as a function of gate-source voltage; typical values.





Fig 16. Reverse diode current as a function of reverse diode voltage; typical values.

6. Package outline

Plastic single-ended surface mounted package (Philips version of D²-PAK); 5 leads
(one lead cropped)

SOT426



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D _{max.}	D ₁	E	e	L _p	H _b	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	1.70	2.90 2.10	15.80 14.80	2.60 2.20



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT426						98-12-14 99-06-25

Fig 17. SOT426 (D²-PAK).

Plastic single-ended package; heatsink mounted; 1 mounting hole; 5-lead TO-220

SOT263B



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	c	D	D ₁	E	e	L	L ₁ ⁽¹⁾	L ₂ ⁽²⁾	m	∅ p	p ₁	q	Q	w
mm	4.5 4.1	1.39 1.27	0.85 0.70	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	1.7	15.0 13.5	2.4 1.6	0.5	0.8 0.6	3.8 3.6	4.3 4.1	3.0 2.7	2.6 2.2	0.4


Notes

1. Terminal dimensions are uncontrolled in this zone.
2. Positional accuracy of the terminals is controlled in this zone.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT263B		5-lead TO-220				01-01-11

Fig 18. SOT263B (TO-220AB).

7. Soldering



Dimensions in mm.

Fig 19. Reflow soldering footprint for SOT426.

8. Revision history

Table 5: Revision history

Rev	Date	CPCN	Description
01	20020812	-	Product data; initial version

9. Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definition
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

10. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

11. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

12. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

Contents

1 **Product profile** 1

1.1 Description 1

1.2 Features 1

1.3 Applications 1

1.4 Quick reference data 1

2 **Pinning information** 1

3 **Limiting values** 2

4 **Thermal characteristics** 4

4.1 Transient thermal impedance 4

5 **Characteristics** 5

6 **Package outline** 10

7 **Soldering** 12

8 **Revision history** 13

9 **Data sheet status** 14

10 **Definitions** 14

11 **Disclaimers** 14

12 **Trademarks** 14

