#### 

SCLS336H - MARCH 1996 - REVISED JANUARY 2000

- Members of the Texas Instruments
   Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'AHCT16373 devices are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54AHCT16373 . . . WD PACKAGE SN74AHCT16373 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

		П			
10E	1		48		1LE
1Q1 [	2		47		1D1
1Q2 [	3		46		1D2
GND [	4		45	0	GND
1Q3 [	5		44	0	1D3
1Q4 [	6		43	Р.	1D4
V <sub>CC</sub>	7		42	0	$V_{CC}$
_	8		41	_	1D5
1Q6	9		40	0	1D6
GND [	10		39	_	GND
1Q7 [	11		38	0	1D7
1Q8 [	12		37	P	1D8
2Q1	13		36	0	2D1
2Q2 [	14		35	1	2D2
GND [	15		34		GND
2Q3 [	16		33	0	2D3
2Q4 [	17		32	0	2D4
v <sub>cc</sub> [	18		31	0	$V_{CC}$
2Q5 [	19		30	0	2D5
2Q6 [	20		29	0	2D6
GND [	21		28		GND
2Q7 [	22		27	0	2D7
2Q8	23		26		2D8
20E [	24		25		2LE
			40.0		

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FPICand Widebus are trademarks of Texas Instruments Incorporated




### SN54AHCT16373, SN74AHCT16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS336H - MARCH 1996 - REVISED JANUARY 2000

# FUNCTION TABLE (each 8-bit latch)


	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z


# logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





To Seven Other Channels



#### SN54AHCT16373, SN74AHCT16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS336H - MARCH 1996 - REVISED JANUARY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Output voltage range, VO (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through each V <sub>CC</sub> or GND	±75 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DGV package	58°C/W
DL package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 3)

		SN54AHC	T16373	SN74AHC	SN74AHCT16373	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	2	2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	Vcc	0	Vcc	V
ІОН	High-level output current	25	-8		-8	mA
loL	Low-level output current	20%	8		8	mA
Δt/Δν	Input transition rise or fall rate	Q	20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### SN54AHCT16373, SN74AHCT16373 **16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS**

SCLS336H - MARCH 1996 - REVISED JANUARY 2000

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T <sub>A</sub> = 25°C			SN54AHC	T16373	SN74AHCT16373		UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		V
VOL	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44	V
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	0 V to 5.5 V			±0.1	2	±1*		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25	1/2	±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	37	40		40	μΑ
ΔI <sub>CC</sub> †	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35	PRO.	1.5		1.5	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.5	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		4.5					·	pF

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 2	25°C	SN54AHCT1637	3 SN74AHC	SN74AHCT16373	
		MIN	MAX	MIN _ MA	X MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	6.5		6.5	6.5		ns
t <sub>su</sub>	Setup time, data before LE↓	1.5		1.5	1.5		ns
t <sub>h</sub>	Hold time, data after LE↓	3.5		3.5	3.5		ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at V<sub>CC</sub> = 0 V. † This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# SN54AHCT16373, SN74AHCT16373 **16-BIT TRANSPARENT D-TYPE LATCHES** WITH 3-STATE OUTPUTS SCLS336H - MARCH 1996 - REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<u>Վ</u> = 25°C	;	SN54AHC	T16373	SN74AHC	T16373	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII			
<sup>t</sup> PLH	D	Q	C <sub>L</sub> = 15 pF		5.1*	8.5*	1*	9.5*	1	9.5	ns			
<sup>t</sup> PHL		Q Q	CL = 15 pr		5.1*	8.5*	1*	9.5*	1	9.5	115			
<sup>t</sup> PLH	LE	Q	C <sub>I</sub> = 15 pF		5*	8.5*	1*	9.5*	1	9.5	ns			
<sup>t</sup> PHL	LE	Q .	CL = 15 pr		5*	8.5*	1*	9.5*	1	9.5	115			
<sup>t</sup> PZH	ŌĒ	Q	C <sub>I</sub> = 15 pF		5*	9.5*	1*	10.5*	1	10.5	ns			
t <sub>PZL</sub>	OE	ų ,	CL = 13 pr		5*	9.5*	1*	10.5*	1	10.5	110			
<sup>t</sup> PHZ	<u></u>	ŌE Q	C <sub>I</sub> = 15 pF		6*	10.2*	1*	11*	1	11	ns			
t <sub>PLZ</sub>	OE		Q	۷	Q	<u> </u>	GL = 13 pr		6.8*	10.2*	1*0	11*	1	11
<sup>t</sup> PLH	D	Q	C <sub>I</sub> = 50 pF		5.9	9.5	Ĵ	10.5	1	10.5	ns			
<sup>t</sup> PHL	ם	ų ,	CL = 30 pr		5.9	9.5	271	10.5	1	10.5	115			
<sup>t</sup> PLH	LE	Q	C <sub>I</sub> = 50 pF		6.4	9.5	<i>Q</i> 1	10.5	1	10.5	ns			
<sup>t</sup> PHL		ų ,	CL = 30 pr		5.9	9.5	1	10.5	1	10.5	110			
<sup>t</sup> PZH	<u> </u>	0	0 0 50-5		6	10.5	1	11.5	1	11.5	ns			
<sup>t</sup> PZL	ŌĒ	Q	$C_L = 50 \text{ pF}$		6	10.5	1	11.5	1	11.5	115			
<sup>t</sup> PHZ	ŌĒ	OF Q	O O FO TE	Q C <sub>L</sub> = 50 pF		6.8	11.2	1	12	1	12	ns		
tPLZ	OE		CL = 50 pr		7.8	11.2	1	12	1	12	115			
t <sub>sk(o)</sub> †			C <sub>L</sub> = 50 pF			1**				1	ns			

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	SN74	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.32	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		4.7		V
VIH(D)	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V

NOTE 4: Characteristics are for surface-mount packages only.

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	22	pF



<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS336H - MARCH 1996 - REVISED JANUARY 2000

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated