捷多邦,专业PCB打样**\$N65社B©和建\$N**75LBC174 QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVERS

SLLS162A - JULY 1993 - REVISED NOVEMBER 1998


- Meets or Exceeds the Standard EIA-485
- Designed for High-Speed Multipoint Transmission on Long Bus Lines in Noisy Environments
- Supports Data Rates up to and Exceeding Ten Million Transfers Per Second
- Common-Mode Output Voltage Range of -7 V to 12 V
- Positive- and Negative-Current Limiting
- Low Power Consumption . . . 1.5 mA Max (Output Disabled)
- Functionally Interchangeable With SN75174

description


The SN65LBC174 and SN75LBC174 are monolithic, quadruple, differential line drivers with 3-state outputs. Both devices are designed to meet the requirements of the Electronics Industry Association Standard EIA-485. These devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. Each driver features wide positive and negative common-mode output voltage ranges, current limiting, and thermal-shutdown protection, making it suitable for party-line applications in noisy environments. Both devices are designed using LinBiCMOS™, facilitating ultra-low power consumption and inherent robustness.

Both the SN65LBC174 and SN75LBC174 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. These devices offer optimum performance when used with the SN75LBC173 or SN75LBC175 quadruple line receivers. The SN65LBC174 and SN75LBC174 are available in the 16-terminal DIP package (N) and the 20-terminal wide-body small outline intergrated circuit (SOIC) package (DW).

N PACKAGE (TOP VIEW)



DW PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each driver)

INPUT ENABLE	OUTPUTS			
	LINADEL	Υ	Z	
Н	Н	Н	L	
L	Н	L	Н	
Х	L	Z	Z	

H = high level, L = low level,

X = irrelevant, Z = high impedance (off)

The SN75LBC174 is characterized for operation over the commercial temperature range of 0°C to 70°C. The SN65LBC174 is characterized over the industrial temperature range of –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated.




SLLS162A - JULY 1993 - REVISED NOVEMBER 1998


logic symbol†

1,2EN 4 EN 2 1Y 3 1Z ∇ 6 2Y 2A 5 2Z 12 3,4EN ΕN 10 3Y 11 ∇ 3Z 14 4Y 15 13 4Z


Terminal numbers shown are for the N package.

logic diagram (positive logic)





schematic of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SLLS162A - JULY 1993 - REVISED NOVEMBER 1998

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1) .		0.3 V t	to 7 V
Output voltage range, VO		–10 V to	15 V
Input voltage range, V _I		0.3 V t	to 7 V
Continuous total power dissipation		Internally lim	nited‡
Operating free-air temperature range, T _A :	SN65LBC174	−40°C to	85°C
	SN75LBC174	0°C to	70°C
Storage temperature range, T _{sta}		. −65°C to 1	150°C
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	2	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, V _{IH}		2			V
Low-level input voltage, V _{IL}				0.8	V
Voltage at any bus terminal (separately or common-mode), VO	Y or Z			12	V
	1 01 2			-7	V
High-level output current, IOH	Y or Z			-60	mA
Low-level output current, IOL	Y or Z			60	mA
Continuous total power dissipation		See D	See Dissipation Rating		g Table
Operating free oir temperature T.	SN65LBC174	-40		85	°C
Operating free-air temperature, T _A	SN75LBC174	0		70	

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{$\Delta$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW



[‡] The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature. NOTE 1: All voltage values are with respect to GND.

SLLS162A - JULY 1993 - REVISED NOVEMBER 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V
	Differential output voltage‡	$R_L = 54 \Omega$, See Figure 1	SN65LBC174	1.1	1.8	5	V
1\/1			SN75LBC174	1.5	1.8	5	
IVODI		$R_L = 60 \Omega$,	SN65LBC174	1.1	1.7	5	
		See Figure 2	SN75LBC174	1.5	1.7	5	
$\Delta V_{OD} $	Change in magnitude of common-mode output voltage§					±0.2	V
Voc	Common-mode output voltage	R _L = 54 Ω,	See Figure 1			3 -1	٧
ΔIVOCI	Change in magnitude of common-mode output voltage§					±0.2	V
IO	Output current with power off	$V_{CC} = 0$,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
loz	High-impedance-state output current	$V_O = -7 \text{ V to}$	12 V			±100	μΑ
lн	High-level input current	V _I = 2.4 V				-100	μΑ
IIL	Low-level input current	V _I = 0.4 V				-100	μΑ
los	Short-circuit output current	$V_0 = -7 \text{ V to } 12 \text{ V}$				±250	mA
laa	Supply current (all drivers)	No load	Outputs enabled			7	m A
Icc		110 1080	Outputs disabled			1.5	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _d (OD)	Differential output delay time	R _L = 54 Ω,	See Figure 3	2	11	20	ns
t _t (OD)	Differential output transition time		See Figure 3	10	15	25	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 3			30	ns
t _{PZL}	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5			30	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4			50	ns
t _{PLZ}	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5			30	ns

[‡] The minimum V_{OD} specification does not fully comply with EIA-485 at operating temperatures below 0°C. The lower output signal should be used to determine the maximum signal transmission distance.

[§] $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level

PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltages





Figure 2. Driver V_{OD} Test Circuit



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\text{f}} \leq$ 5 ns, $Z_{\text{O}} =$ 50 Ω .
 - B. C_L includes probe and stray capacitance.

Figure 3. Time Waveforms for Driver Differential Output Test Circuit Delay and Transition

PARAMETER MEASUREMENT INFORMATION





Figure 4. t_{PZH} and t_{PHZ} Test Circuit and Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_f \leq$ 5 ns, $Z_O = 50 \ \Omega$.

B. C_L includes probe and stray capacitance.

Figure 5. t_{PZL} and t_{PLZ} Test Circuit and Waveforms



TYPICAL CHARACTERISTICS






Figure 8

LOW-LEVEL OUTPUT VOLTAGE vs
LOW-LEVEL OUTPUT CURRENT







Figure 7



TYPICAL CHARACTERISTICS






SLLS162A - JULY 1993 - REVISED NOVEMBER 1998

MECHANICAL DATA

DW (R-PDSO-G**)

16 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLLS162A - JULY 1993 - REVISED NOVEMBER 1998

MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated