
# 捷多邦,专业PCB打样**ISN54LV中66A**中**SN74LV166A** 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS456B - FEBRUARY 2001 - REVISED DECEMBER 2004


- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max tpd of 10.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2.3 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Partial-Power-Down-Mode Operation
- Synchronous Load

SN54LV166A...J OR W PACKAGE SN74LV166A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



- **Direct Overriding Clear**
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### SN54LV166A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### description/ordering information

The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V V<sub>CC</sub> operation.

#### ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
WW.	0010 P	Tube of 40	SN74LV166AD	11/4004
	SOIC - D	Reel of 2500	SN74LV166ADR	LV166A
	SOP – NS Reel of 2000 SN74LV166ANSF		SN74LV166ANSR	74LV166A
4000 1- 0500	SSOP – DB Reel of 200		SN74LV166ADBR	LV166A
–40°C to 85°C		Tube of 90	SN74LV166APW	43-11
	TSSOP - PW	Reel of 2000	SN74LV166APWR	LV166A
		Reel of 250	SN74LV166APWT	404
	TVSOP - DGV	Reel of 2000	SN74LV166ADGVR	LV166A
- 10	CDIP – J	Tube of 25	SNJ54LV166AJ	SNJ54LV166AJ
-55°C to 125°C	CFP – W	Tube of 150	SNJ54LV166AW	SNJ54LV166AW
THE PERSON	LCCC - FK	Tube of 55	SNJ54LV166AFK	SNJ54LV166AFK

<sup>&</sup>lt;sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



# SN54LV166A, SN74LV166A 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS456B - FEBRUARY 2001 - REVISED DECEMBER 2004

### description/ordering information (continued)


The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR overrides all other inputs, including CLK, and resets all flip-flops to zero.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.


#### **FUNCTION TABLE**

		INIT	LITC		·	C	UTPUT	S	
		INF	UTS			INTE	INTERNAL		
CLR	SH/LD	CLK INH	CLK	SER	PARALLEL AH	Q <sub>A</sub>	QB	QH	
L	Х	Χ	Χ	Χ	Χ	L	L	L	
Н	Χ	L	L	Χ	X	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>	
Н	L	L	$\uparrow$	Χ	ah	а	b	h	
Н	Н	L	$\uparrow$	Н	Χ	Н	$Q_{An}$	Q <sub>Gn</sub>	
Н	Н	L	$\uparrow$	L	Χ	L	$Q_{An}$	$Q_{Gn}$	
Н	X	Н	$\uparrow$	X	X	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>	

# logic diagram (positive logic)



# typical clear, shift, load, inhibit, and shift sequence



# SN54LV166A, SN74LV166A 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS456B - FEBRUARY 2001 - REVISED DECEMBER 2004

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS456B - FEBRUARY 2001 - REVISED DECEMBER 2004

# recommended operating conditions (see Note 4)

			SN54L	-V166A	SN74L	V166A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
l ,,	LPak Israel Sanatarakana	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
\/	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	3	-50		-50	μΑ
1	High lovel output ourrent	$V_{CC}$ = 2.3 V to 2.7 V	9	-2		-2	
Іон	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	Q	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V <sub>CC</sub> = 2 V		50		50	μΑ
la.	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lol	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
$T_A$	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		.,	SN5	4LV166A	L.	SN74	LV166A	١	
PARAMETER	TEST CONDITIONS	v <sub>CC</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
V	I <sub>OH</sub> = −2 mA	2.3 V	2			2			V
VOH	I <sub>OH</sub> = -6 mA	3 V	2.48			2.48			V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	J. J.		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		F	0.1			0.1	
V	I <sub>OL</sub> = 2 mA	2.3 V		Q	0.4			0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V	9	Ć	0.44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	9		0.55			0.55	
Ц	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	8		±1			±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0			5			5	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		1.6			1.6		pF



# SN54LV166A, SN74LV166A 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS456B - FEBRUARY 2001 - REVISED DECEMBER 2004

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	25°C	SN54L	/166A	SN74L\	/166A	LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas disselfer	CLR low	8		9		9		
t <sub>W</sub>	Pulse duration	CLK high or low	8.5		9	, K	9		ns
		CLK INH before CLK↑	7		7	N.	7		
		Data before CLK↑	6.5		8.5	Q.	8.5		
t <sub>su</sub>	Setup time	SH/LD before CLK↑	7		8.5		8.5		ns
		SER before CLK↑	8.5		9.5		9.5		
		CLR↑ inactive before CLK↑	6		27		7		
th	Hold time	Data after CLK↑	-0.5		0		0		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 1	25°C	SN54L	V166A	SN74L\	/166A	LINUT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	D	CLR low	6		7		7		
t <sub>W</sub>	Pulse duration	CLK high or low	6		7	7	7		ns
		CLK INH before CLK↑	5		5	,S	5		
		Data before CLK↑	5		6	Q.	6		
t <sub>su</sub>	Setup time	SH/LD before CLK↑	5		6		6		ns
		SER before CLK↑	5		6		6		
		CLR↑ inactive before CLK↑	4		0 4		4		
th	Hold time	Data after CLK↑	0		0		0		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			$T_A = 1$	25°C	SN54L	/166A	SN74L\	/166A	TUALL
			MIN	MAX	MIN	MAX	MIN4	MAX	UNIT
	Dudge desertion	CLR low	5		5		5		
t <sub>W</sub>	Pulse duration	CLK high or low	4		4	, A	4		ns
		CLK INH before CLK↑	3.5		3.5	N.	3.5		
		Data before CLK↑	4.5		4.5	Q <sup>2</sup>	4.5		
t <sub>su</sub>	Setup time	SH/LD before CLK↑	4		4		4		ns
		SER before CLK↑	4		4		4		
		CLR↑ inactive before CLK↑	3.5		3.5		3.5		
t <sub>h</sub>	Hold time	Data after CLK↑	1		1		1		ns

SCLS456B - FEBRUARY 2001 - REVISED DECEMBER 2004

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L\	/166A	SN74L\	/166A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
,			C <sub>L</sub> = 15 pF	50*	105*		45*	75	45		N41.1-
<sup>T</sup> max			C <sub>L</sub> = 50 pF	40	80		35	751	35		MHz
t <sub>PHL</sub>	CLR		0 455		8.8*	16*	1*	18*	1	18	
<sup>t</sup> pd	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15 pF		9.2*	19.8*	25/2/	22*	1	22	ns
t <sub>PHL</sub>	CLR	0	C <sub>I</sub> = 50 pF		11.3	19.5	Q <sub>1</sub>	22	1	22	20
<sup>t</sup> pd	CLK	Q <sub>H</sub>	CL = 50 pr		11.8	23.3	1	26	1	26	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T,	T <sub>A</sub> = 25°C		SN54LV166A		SN74LV166A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C <sub>L</sub> = 15 pF	65*	150*		55*	1/5	55		NAL 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	60	120		50	76	50		MHz
t <sub>PHL</sub>	CLR	0	0 455		6.3*	12.5*	1*,	15*	1	15	
<sup>t</sup> pd	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15 pF		6.6*	15.4*	25/2	18*	1	18	ns
t <sub>PHL</sub>	CLR	0	C: _ 50 pF		7.9	16.3	70 <sub>0</sub>	18.5	1	18.5	20
t <sub>pd</sub>	CLK	QH	$C_L = 50 pF$		8.3	18.9	1	21.5	1	21.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD T <sub>A</sub> = 25°C		;	SN54LV166A			/166A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			C <sub>L</sub> = 15 pF	110*	205*		90*	1/5	90		NAL 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	95	160		85	9E	85		MHz
<sup>t</sup> PHL	CLR		0 455		4.6*	8.6*	1*/	10*	1	10	
<sup>t</sup> pd	CLK	Q <sub>H</sub>	C <sub>L</sub> = 15 pF		4.8*	9.9*	250	11.5*	1	11.5	ns
t <sub>PHL</sub>	CLR	0	C: _ 50 pF		5.7	10.6	70 <sub>0</sub>	12	1	12	20
t <sub>pd</sub>	CLK	QH	$C_L = 50 pF$		6.1	11.9	1	13.5	1	13.5	ns


<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CO	VCC	TYP	UNIT	
C . Power discination canacitance	C. F0 pF	f 40 MH-	3.3 V	39.1	pF	
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	44.5	ρг



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 3 \ ns$ ,  $t_f \leq 3 \ ns$ .
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





### PACKAGE OPTION ADDENDUM

30-Mar-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN74LV166AD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV166ADB	PREVIEW	SSOP	DB	16	80	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV166ADBR	ACTIVE	SSOP	DB	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV166ADGVR	ACTIVE	TVSOP	DGV	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV166ADR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV166ANSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74LV166APW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV166APWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LV166APWT	ACTIVE	TSSOP	PW	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DB (R-PDSO-G\*\*)

#### **PLASTIC SMALL-OUTLINE**

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265