19-4446; Rev 1; 8/94

Quad Comparator with Programmable Threshold

General Description

The MAX516 combines four low-power, programmable-threshold comparators on a single CMOS IC. Separate 8-bit digital-to-analog converters (DACs) drive the comparator inverting (-) inputs so that individual trip thresholds can be digitally set. All noninverting (+) comparator inputs are brought out as analog inputs (AINO-AIN3). Each comparator output swings high when its analog input exceeds its digitally set threshold. All four DACs share a common reference input to optimize matching and eliminate external trims.

Digital inputs and comparator outputs are compatible with TTL and CMOS logic. A separate logic supply (VcC) allows comparator output levels to be set independently of Vpd. The MAX516 operates conveniently from a single supply with Vpd tied to Vcc. Commercial, extended, and military temperature ranges are provided in 24-pin narrow DIP and wide SO packages.

Applications

Window Comparators

Power-Supply Monitors


Alarm Limit Detectors

Battery Chargers

Automated Test Equipment

Process Control

Functional Diagram



Features


- ♦ 4 Comparators and 4 DACs
- ♦ Digitally Set Threshold
- **♦ Monotonic Over Temperature**
- ◆ Parallel Microprocessor Interface
- ♦ +5V to +15V Supply Operation

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSBs)
MAX516ACNG	0°C to +70°C	24 Narrow Plastic DIP	± 1
MAX516BCNG	0 C to +70 C	24 Narrow Plastic DIP	±2
MAX516ACWG	0 C to +70 C	24 Wide SO	±1
MAX516BCWG	0 C to +70 C	24 Wide SO	±2
MAX516BC/D	0 C to +70 C	Dice*	±2
MAX516AENG	-40 C to +85 C	24 Narrow Plastic DIP	+1
MAX516BENG	-40 C to +85 C	24 Narrow Plastic DIP	±2
MAX516AEWG	-40 C to +85 C	24 Wide SO	± 1
MAX516BEWG	-40 C to +85 C	24 Wide SO	+2
MAX516AMRG	-55 C to +125 C	24 Narrow CERDIP**	± 1
MAX516BMRG	-55 C to +125 C	24 Narrow CFRDIP**	±2

- * Contact factory for dice specifications.
- ··· Contact factory for availability and processing to MIL-STD-883

Pin Configuration



ノレノノメニノレニ

Maxim Integrated Products 1



ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0.3V, +17V
Vcc to GND0.3V	', V _{DD} + 0.3V
Vnn to Vcc	0.3V, +17V
Digital Input Voltage to GND0.3V	', V _{DD} + 0.3V
REF to GND0.3V	', V _{DD} + 0.3V
Comparator Input to GND0.3V	′, V _{DD} + 0.3V
C0-C3 to GND (Note 1)GND), V _{CC} + 0.3V
Continuous Current VCC or GND	12mA

Continuous Power Dissipation (TA =	
Narrow Plastic DIP (derate 8.7m)	
Wide SO (derate 11.8mW/°C abo	ve +70°C)650mW
Narrow CERDIP (derate 12.5mW)	/°C above +70°C)690mW
Operating Temperature Ranges:	
MAX516_C	0°C to +70°C
MAX516_E	40°C to +85°C
MAX516_MRG	55°C to +125°C
Store Temperature Range	65°C to +165°C
Lead Temperature (soldering, 10se	c)+300°C

Note 1: The outputs may be shorted to GND or VDD, provided the package's power dissipation is not exceeded.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{CC} = +4.75V, REF = +1.25V \ or \ V_{DD} = V_{CC} = +16.5V. \ REF = +10V; GND = 0V; T_A = T_{MIN} \ to \ T_{MAX}, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution	N		8			Bits
	T.1.5	MAX516A			±1	LSB
Total Unadjusted Error	TUE	MAX516B			±2	LSB
	+ <u> </u>	MAX516A			±0.5	LSB
Relative Accuracy	INL	MAX516B			±1	
Differential Nonlinearity —	DNL	Guaranteed monotonic			±1	i LSB
		MAX516A		_	±0.5	
Full-Scale Error		MAX516B			<u>±</u> 1	LSB
Full-Scale Temperature Coefficient		V _{DD} = 15V, REF = 10V		±5		ppm/ C
Zero-Code Error		TA = +25 C TA = T _{MIN} to T _{MAX} TA = +25 C TA = T _{MIN} to T _{MAX} MAX516B			±5 ±10 ±10 ±15	mV
Zero-Code Temperature Coefficient				±30		' μV/ C
REFERENCE INPUT (4.75V ≤ V	_{DD} ≤ 16.5V)					
Reference Input Range	REF		1.25		VDD -3.50	V
Reference Input Resistance	RREF	Worst-case code	3.0	4.5		kΩ
Reference Input Capacitance	CREF	Worst-case code (Note 2)		100	250	pF
COMPARATOR INPUT (4.75V	≤ V _{DD} ≤ 16.5\	/)				
Comparator Input Range	VAIN		0		VDD	V
Comparator Input Bias Current	T	TA = +25 °C		50	300	nA.
	IB	TA = TMIN to TMAX	1	100	400	"

ELECTRICAL CHARACTERISTICS (continued)

(VDD = VCC = +4.75V, REF = +1.25V or VDD = VCC = +16.5V, REF = +10V; GND = 0V; TA = TMIN to TMAX, unless otherwise noted.)


PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS D0-D7, WR, CS, (4	1.75 ≤ V _{DD} ≤	16.5V)					
Input High Voltage	VINH			2.4			V
Input Low Voltage	VINL					0.8	V
Input Leakage Current	lIN	VIN = 0V	or V _{DD}			±1	μA
Input Capacitance		41	All except MAX516_MRG			10	pF
input Capacitance	CiN	(Note 2)	MAX516_MRG			15	
DIGITAL OUTPUTS CO-C3 (VCC = 5	V)						L
Output High Voltage	VoH	ISOURCE	= 200µA	V _{CC} - 1			V
Output Low Voltage	Vol	ISINK = 1	.6mA			0.4	V
DYNAMIC PERFORMANCE (1.25V <	REF ≤ V _{DD}	- 3.5V, 0V	' ≤ AIN < V _{DD} -2V)			· · · · · · · · · · · · · · · · · · ·	
Digital Input to Comparator Out Delay	toco	(Note 3)			0.8	2.0	μs
Analog Input to Comparator Out Delay	taco	(Note 4)			0.8	1.5	μs
TIMING CHARACTERISTICS							
CS to WR Setup Time	tcs			0			ns
CS to WR Hold Time	tcH			0			ns
Address to WR Setup Time	tas			50	30	131-	ns
Address to WR Hold Time	tah			5	0		ns
Data Valid to WR Setup Time	tos			50	30		ns
Data Valid after WR Hold Time	toh			5	0		ns
WRITE Pulse Width	twn		. = 1100. = 11.1	120	50		ns
POWER SUPPLIES							
V _{DD} Range	V _{DD}			4.75	-	16.5	٧
V _{CC} Range	Vcc			4.75		V _{DD} + 0.30	٧
Positive Supply Current	IDD	Logic inp	outs < V _{IL} or > V _{IH}			10	mA
Logic Supply	100					10	μA

Note 2: Guaranteed by design. Not production tested.

Note 3: V_{DD} = 5.00V, differential comparator input voltage changes by 1.25V with 5mV overdrive. V_{IN} must be 3.5V less than V_{DD}, or longer propagation delays will result.

Note 4: Not tested, but guaranteed by correlation to t_{DCO}.

Typical Operating Characteristics



Pin Description

PIN	NAME	FUNCTION
1, 2	C1, C0	Comparator Outputs
3	Vcc	Comparator Output Supply
4, 5	AIN1, AIN0	Comparator Analog Inputs
6	GND	Ground
7	cs	CHIP SELECT
8	WR	WRITE
9, 10	A1 , A0	DAC Address Inputs
11-18	D7-D0	DAC Data Inputs, 8 bits
19	REF	Reference Input
20, 21	AIN3, AIN2	Comparator Analog Inputs
22	VDD	Positive Supply Voltage
23, 24	C3, C2	Comparator Outputs

Detailed Description

The MAX516 contains four analog comparators and four matched 8-bit digital-to-analog converters (DACs). The voltage output of each DAC is expressed in the equation:

 $V_{DAC} = REF \times N/256$,

where N is the numerical equivalent of the 8-bit DAC input code (D0-D7). N ranges from 0 to 255 and may be set to a different level for each DAC (Table 1). The DAC output, VDAC, does not appear on an output pin of the MAX516 but is instead compared to an analog input signal by one of four internal comparators (see *Functional Diagram*). A comparator output is high when AIN is more positive than the comparator's digitally set threshold.

Table 1. Comparator Threshold vs. DAC Input Code

DAC 0	CODE	COMPARATOR THRESHOLD
1111	1111	+REF (255) (256)
1000	0001	+REF $\left(\frac{129}{256}\right)$
1000	0000	$+REF\left(\frac{128}{256}\right) = +\frac{REF}{2}$
0111	1111	+REF (127) (256)
0000	0001	+REF $\left(\frac{1}{256}\right)$
0000	0000	ov ov

NOTE: 1LSB = (REF) (2^{-8}) = +REF $\left(\frac{1}{256}\right)$

Reference Input

Comparator trip thresholds vary digitally between 0V and 1LSB below REF. All DACs share the same reference input.

The input impedance of REF is code dependent. The lowest impedance, typically $2k\Omega$, occurs when 0101 0101 (HEX 55) is loaded into D0-D7 on all four DACs. When 0000 0000 is loaded into all DACs, REF appears as an open circuit. Because the input resistance at REF is code dependent, the reference source should have an output impedance of no more than 4Ω to maintain linearity. Input capacitance at REF is also code dependent and typically varies between 100pF and 250pF.

Comparator Inputs

The "+" input of each comparator is brought out to AIN0-AIN3. Comparator input bias current is typically 100nA. Analog source resistances below 1.25k Ω generate less than 250 μ V of bias-current induced comparator offset error.

Digital Interface

The digital inputs (D0-D7, CS, WR) are both TTL and 5V CMOS logic compatible; however, the power-supply current, IDD, depends on input logic levels. Supply currents will be highest with TTL levels (tested limits are with worst-case logic levels). Supply current is reduced when digital inputs are driven near GND and above 4V.

Address lines A0 and A1 select which DAC receives data from the input port. Because CS and WR are internally ORed, the write cycle begins only after both go low, but data is latched and transferred to a DAC when either input returns high. Figure 1 shows the input control logic, Table 2 lists DAC addresses, and Table 3 is the truth table for WR and CS. Figure 2 shows write-cyle timing.




Figure 1. Input Control Logic




Figure 2. Write-Cycle Timing

Table 2. DAC Addressing

A 1	A0	SELECTED DAC
0	0	DAC0 Input Register
0	1	DAC1 Input Register
1	0	DAC2 Input Register
1	†	DAC3 Input Register

Table 3. Write-Cycle Truth Table

cs	WR	FUNCTION
1 1	×	No operation. The MAX516 is deselected. Existing register contents remain unchanged.
0	0	DAC contents for selected address are loaded, but do not update the DAC until WR goes high.
0	↑ 	Latch D0-D7 into input register of the selected DAC on rising edge.

NOTES: X = Don't Care. ↑= Rising Edge

Applications Information Power-Supply and Reference Operating Ranges

The MAX516 is fully specified to operate with VDD between +4.75V and +16.5V and is specified to operate with a reference input range of +1.25V to VDD -3.5V.

The comparator output supply, V_{CC}, has a range of +4.5V to (V_{DD} + 0.3V). This allows the comparators' logic-high output levels to be set independently from V_{DD}. In most applications, simply connect V_{CC} and V_{DD} together.

Comparator outputs typically swing within 200mV of the supply rails when loaded with CMOS logic inputs.

Hysteresi

When analog input signals are slow moving or contain noise, comparator outputs may "chatter" near the threshold point. Be sure that proper power-supply bypass capacitors are in place (see *Grounds and Bypassing* section), because supply current rises when an output switches.

Hysteresis may be added to any or all comparators to further resist oscillation during output transitions. This is accomplished with two resistors, as shown in Figure 3. When hysteresis is added, the threshold point will shift slightly as a result of the voltage divider formed by R1 and R2. The amount of shift is described below:

$$\begin{split} V_{TH} &= V_T \begin{pmatrix} R1 \\ R2 + 1 \end{pmatrix} \\ V_{1L} &= V_T \begin{pmatrix} \frac{R1}{R2} + 1 \\ \end{pmatrix} - V_{CC} \begin{pmatrix} R1 \\ R2 \end{pmatrix} \\ V_{HYS1} &= V_{1H} - V_{TL} \\ V_{HYS1} &= V_{CC} \begin{pmatrix} R1 \\ R2 \end{pmatrix} \end{split}$$

VT is the threshold voltage set by the internal DAC with no hysteresis connected. VTH is the shifted high-going threshold with hysteresis added. VTL is the shifted low-going threshold with hysteresis. VHYST is the total hysteresis and equals VTH - VTL. Note that VTL and VHYST change with VCC. With VCC = 5V, R1 = 1k Ω , and R2 = 200k Ω , VHYST = 25mV. Even though R1 is relatively small, the impedance seen by the signal source is large: R1 + R2. However, if R1 is large, input bias current (400nA




Figure 3. Adding Hysteresis to Any Comparator

max over temp.) may add offset error. 1k Ω x 400nA = 0.4mV offset error is due to bias current.

Grounds and Bypassing

Careful PC-board layout significantly minimizes crosstalk among the reference input, comparator outputs, and digital inputs. Keep digital and analog lines separate, and use ground traces as shields between them where possible. Separate AINO-AIN3 and REF from each other by running a ground trace between these pins.

Bypass both VDD and VCC to GND with a combination of a 0.1 μ F low ESR and a 4.7 μ F capacitor close to the device. If VDD and VCC are connected together, only one set of bypass capacitors is needed. If REF is not an AC input, it should be bypassed as well. Keep bypass-capacitor leads short for best supply noise rejection.

Applications

Threshold detection is often useful in automated test applications. Four individual thresholds can be independently altered under software control.

Figure 4 shows the connection for a hardware window comparison. DAC0 provides the upper trip point, DAC1 the lower trip point. The difference between the trip points is the window size. The AIN0 and AIN1 inputs are tied together. One logic output is inverted and then ORed with the noninverted comparator output. The window output goes high when the analog input sits between the thresholds set by DAC0 and DAC1. The external logic in Figure 4 can also be simulated in software, or use a single comparator to perform a window comparison by loading two threshold limits in succession and noting the comparator results of each (Figure 5).




Figure 4. Window Comparison







Figure 5. Microprocessor Interface


Chip Topography



NOTE: Substrate connected to VDD







Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.