

# Precision Low Noise CMOS Rail-to-Rail Input/Output Operational Amplifiers

# AD8605/AD8606/AD8608

#### **FEATURES**

Low offset voltage: 65 µV maximum Low input bias currents: 1 pA maximum

Low noise: 8 nV/√Hz Wide bandwidth: 10 MHz High open-loop gain: 120 dB

Unity gain stable Single-supply operation: 2.7 V to 5.5 V

MicroCSP™

#### **GENERAL DESCRIPTION**

The AD8605, AD8606, and AD86081 are single, dual, and quad rail-to-rail input and output, single-supply amplifiers. They feature very low offset voltage, low input voltage and current noise, and wide signal bandwidth. They use Analog Devices' patented DigiTrim<sup>®</sup> trimming technique, which achieves superior precision without laser trimming.

The combination of low offsets, low noise, very low input bias currents, and high speed makes these amplifiers useful in a wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the combination of performance features. Audio and other ac applications benefit from the wide bandwidth and low distortion. Applications for these amplifiers include optical control loops, portable and loop-powered instrumentation, and audio amplification for portable devices.

The AD8605, AD8606, and AD8608 are specified over the extended industrial temperature range (-40°C to +125°C). The AD8605 single is available in the 5-lead SOT-23 and 5-bump MicroCSP packages. The 5-bump MicroCSP offers the smallest available footprint for any surface-mount operational amplifier. The AD8606 dual is available in an 8-lead MSOP package and a narrow SOIC surface-mount package. The AD8608 quad is available in a 14-lead TSSOP and a narrow 14-lead SOIC package. MicroCSP, SOT, MSOP, and TSSOP versions are available in tape and reel only.

#### **APPLICATIONS**

Photodiode amplification **Battery-powered instrumentation Multipole filters Sensors Barcode scanners Audio** 

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. 5-Lead SOT-23 (RT Suffix)



Figure 2. 8-Lead SOIC (R Suffix)




Figure 3. 5-Bump MicroCSP (CB Suffix)





Figure 4. 14-Lead SOIC (R Suffix)






Figure 5. 8-Lead MSOP (RM Suffix)

Figure 6. 14-Lead TSSOP (RU Suffix)

<sup>&</sup>lt;sup>1</sup> Protected by U.S. Patent No. 5,969,657; other patents pending.

TABLE OF CONTENTS
5 V Electrical Specifications
2.7 V Electrical Specifications
Absolute Maximum Ratings
ESD Caution
Typical Performance Characteristics
Application Information
Output Phase Reversal
Maximum Power Dissipation
Input Overvoltage Protection
THD + Noise
Total Noise Including Source Resistors
REVISION HISTORY
5/04—Data Sheet Changed from Rev. C to Rev. D
Updated Format
Edit to Light Sensitivity Section16
Updated Outline Dimensions
Changes to Ordering Guide
7/03—Data Sheet Changed from Rev. B to Rev. C
Changes to Features
Change to General Description
Addition to Functional Block Diagrams1
Addition to Absolute Maximum Ratings4
Addition to Ordering Guide4
Change to Equation In Maximum Power Dissipation Section
Added Light Sensitivity Section
Added New Figure 8 and Renumbered Subsequent Figures . 13
Added New MicroCSP Assembly Considerations Section 13

Change to Equation in Photodiode Preamplifier

Changes to Figure 12......14 Change to Equation in D/A Conversion Section ......14 

Channel Separation14
Capacitive Load Drive
Light Sensitivity
MicroCSP Assembly Considerations
I-V Conversion Applications
Photodiode Preamplifier Applications
Audio and PDA Applications
Instrumentation Amplifiers
D/A Conversion
Outline Dimensions
Ordering Guide
3/03—Data Sheet Changed from Rev. A to Rev. B
Changes to Functional Block Diagram1
Changes to Absolute Maximum Ratings
Changes to Ordering Guide
Changes to Figure 9
Updated Outline Dimensions
11/02—Data Sheet Changed from Rev. 0 to Rev. A
Change to Electrical Characteristics
Changes to Absolute Maximum Ratings4
Changes Ordering Guide4
Change to TPC 65
Undated Outline Dimensions 15

# **5 V ELECTRICAL SPECIFICATIONS**

Table 1. @  $V_S = 5$  V,  $V_{CM} = V_S/2$ ,  $T_A = 25$ °C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos					
AD8605/AD8606		$V_S = 3.5 \text{ V}, V_{CM} = 3 \text{ V}$		20	65	μV
AD8608		$V_S = 3.5 \text{ V}, V_{CM} = 2.7 \text{ V}$		20	75	μV
		$V_S = 5 \text{ V}, V_{CM} = 0 \text{ V to } 5 \text{ V}$		80	300	μV
		−40°C < T <sub>A</sub> < +125°C			750	μV
Input Bias Current	I <sub>B</sub>			0.2	1	pA
AD8605/AD8606		-40°C < T <sub>A</sub> < +85°C			50	pA
AD8605/AD8606		-40°C < T <sub>A</sub> < +125°C			250	pA
AD8608		-40°C < T <sub>A</sub> < +85°C			100	pA
AD8608		-40°C < T <sub>A</sub> < +125°C			300	pA
Input Offset Current	los	10 0 1 1 1 1 1 1 1 1		0.1	0.5	pA
input onset current	103	-40°C < T <sub>A</sub> < +85°C		0.1	20	pA
		$-40^{\circ}\text{C} < \text{T}_{A} < +125^{\circ}\text{C}$			75	pA
Input Voltage Range		40 C \ 1A \ 1125 C	0		5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V \text{ to } 5 V$	85	100	J	dB
Common-Mode Rejection Natio	CIVILIN	$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	75	90		dB
Large Signal Voltage Cain	Δ.	$V_0 = 0.5 \text{ V to } 4.5 \text{ V}$	300			V/mV
Large Signal Voltage Gain	Avo		300	1,000		V/IIIV
Office Value of Doife		$R_L = 2 k\Omega, V_{CM} = 0 V$				
Offset Voltage Drift	AN / /AT				4.5	1405
AD8605/AD8606	ΔVos/ΔT			1	4.5	μV/°C
AD8608	ΔV <sub>os</sub> /ΔT			1.5	6.0	μV/°C
INPUT CAPACITANCE						
Common-Mode Input Capacitance				8.8		pF
Differential Input Capacitance				2.59		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V <sub>OH</sub>	I <sub>L</sub> = 1 mA	4.96	4.98		V
		I <sub>L</sub> = 10 mA	4.7	4.79		V
		$-40$ °C < $T_A$ < $+125$ °C	4.6			V
Output Voltage Low	V <sub>OL</sub>	$I_L = 1 \text{ mA}$		20	40	mV
		I <sub>L</sub> = 10 mA		170	210	mV
		$-40$ °C < $T_A$ < $+125$ °C			290	mV
Output Current	louт			±80		mA
Closed-Loop Output Impedance	Z <sub>out</sub>	$f = 1 \text{ MHz}, A_V = 1$		10		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR					
AD8605/AD8606		$V_S = 2.7 \text{ V to } 5.5 \text{ V}$	80	95		dB
AD8608		$V_S = 2.7 \text{ V to } 5.5 \text{ V}$	77	92		dB
		-40°C < T <sub>A</sub> < +125°C	70	90		dB
Supply Current/Amplifier	I <sub>SY</sub>	V <sub>O</sub> = 0 V		1	1.2	mA
Supply Carrellypc.	1.51	-40°C < T <sub>A</sub> < +125°C			1.4	mA
DYNAMIC PERFORMANCE		15 2 11 1 1.25 5				
Slew Rate	SR	$R_L = 2 k\Omega$		5		V/µs
Settling Time	ts	To 0.01%, 0 V to 2 V step		< 1		-
Full Power Bandwidth	BW <sub>P</sub>	< 1% distortion		360		μs kHz
Gain Bandwidth Product		< 170 distortion		300	10	
	GBP			65	10	MHz
Phase Margin	$\mathbf{\phi}_{0}$		1	65		Degrees

Pov D | Page 3 of 20

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
NOISE PERFORMANCE						
Peak-to-Peak Noise	e <sub>n</sub> p-p	f = 0.1 Hz to 10 Hz		2.3	3.5	μV p-p
Voltage Noise Density	e <sub>n</sub>	f = 1 kHz		8	12	nV/√ <del>Hz</del>
Voltage Noise Density	e <sub>n</sub>	f = 10 kHz		6.5		nV/√ <del>Hz</del>
Current Noise Density	in	f = 1 kHz		0.01		pA/√ <del>Hz</del>

# 2.7 V ELECTRICAL SPECIFICATIONS

Table 2. @  $V_S = 2.7 \text{ V}$ ,  $V_{CM} = V_S/2$ ,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos					
AD8605/AD8606		$V_S = 3.5 \text{ V}, V_{CM} = 3 \text{ V}$		20	65	μV
AD8608		$V_S = 3.5 \text{ V}, V_{CM} = 2.7 \text{ V}$		20	75	μV
		$V_S = 2.7 \text{ V}, V_{CM} = 0 \text{ V to } 2.7 \text{ V}$		80	300	μV
		$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$			750	μV
Input Bias Current	I <sub>B</sub>	40 C \ TA \ T 125 C		0.2	1	pΑ
AD8605/AD8606	IR	-40°C < T <sub>A</sub> < +85°C		0.2	50	_ ·
AD8605/AD8606 AD8605/AD8606		-40°C < T <sub>A</sub> < +125°C			250	pΑ
						pΑ
AD8608		-40°C < T <sub>A</sub> < +85°C			100	pA
AD8608		-40°C < T <sub>A</sub> < +125°C			300	pΑ
Input Offset Current	los			0.1	0.5	pΑ
		$-40^{\circ}\text{C} < \text{T}_{A} < +85^{\circ}\text{C}$			20	рA
		-40°C < T <sub>A</sub> < +125°C			75	рA
Input Voltage Range			0		2.7	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$	80	95		dB
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$	70	85		dB
Large Signal Voltage Gain	Avo	$RL = 2 k\Omega$ , $V_0 = 0.5 V$ to 2.2 V	110	350		V/mV
Offset Voltage Drift						
AD8605/AD8606	$\Delta V_{OS}/\Delta T$			1	4.5	μV/°C
AD8608	ΔV <sub>OS</sub> /ΔT			1.5	6.0	μV/°C
INPUT CAPACITANCE						<b>J</b>
Common-Mode Input Capacitance				8.8		pF
Differential Input Capacitance				2.59		pF
OUTPUT CHARACTERISTICS				2.57		Pi
	V <sub>OH</sub>	l <sub>1</sub> = 1 mA	2.6	2.66		V
Output Voltage High	VOH	-40°C < T <sub>A</sub> < +125°C	2.6	2.00		V
Outrout Valtaga Laur	V		2.0	25	40	=
Output Voltage Low	V <sub>OL</sub>	$I_L = 1 \text{ mA}$		25	40	mV
0		-40°C < T <sub>A</sub> < +125°C		. 20	50	mV
Output Current	I <sub>OUT</sub>			±30		mA
Closed-Loop Output Impedance	Z <sub>out</sub>	$f = 1 \text{ MHz}, A_V = 1$		12		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR					
AD8605/AD8606		$V_S = 2.7 \text{ V to } 5.5 \text{ V}$	80	95		dB
AD8608		$V_S = 2.7 \text{ V to } 5.5 \text{ V}$	77	92		dB
		$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$	70	90		dB
Supply Current/Amplifier	ISY	$V_O = 0 V$		1.15	1.4	mA
· · · · · · · · · · · · · · · · · · ·		-40°C < T <sub>A</sub> < +125°C			1.5	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 k\Omega$		5		V/µs
Settling Time	ts	To 0.01%, 0 V to 1 V step		< 0.5		μs
Gain Bandwidth Product	GBP	1 2 3.3 . 7 . 7 . 7 . 7 . 7 . 7 . 7 . 7		9		MHz
Phase Margin				50		Degrees
	$\varphi_0$			JU		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	e <sub>n</sub> p-p	f = 0.1 Hz to 10 Hz		2.3	3.5	μV p-p
Voltage Noise Density	en	f = 1 kHz		8	12	nV/√ <del>Hz</del>
Voltage Noise Density	en	f = 10 kHz		6.5		nV/√ <del>Hz</del>
Current Noise Density	in	f = 1 kHz		0.01		pA/√ <del>Hz</del>

Pov D | Page 5 of 20

### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	GND to V₅
Differential Input Voltage	6 V
Output Short-Circuit Duration to GND	Observe Derating Curves
Storage Temperature Range	
All Packages	−65°C to +150°C
Operating Temperature Range	
AD8605/AD8606/AD8608	-40°C to +125°C
Junction Temperature Range	
All Packages	−65°C to +150°C
Lead Temperature Range (Soldering, 60 sec)	300°C

Table 4. Package Type

Package Type	$\theta_{JA}^1$	θ,ς	Unit
5-Bump MicroCSP (CB)	220	220	°C/W
5-Lead SOT-23 (RT)	230	92	°C/W
8-Lead MSOP (RM)	210	45	°C/W
8-Lead SOIC (R)	158	43	°C/W
14-Lead SOIC (R)	120	36	°C/W
14-Lead TSSOP (RU)	180	35	°C/W

 $<sup>^{1}</sup>$   $\theta_{JA}$  is specified for worst-case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for PDIP packages;  $\theta_{JA}$  is specified for device soldered onto a circuit board for surface-mount packages.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Input Offset Voltage Distribution




Figure 8. AD8608 Input Offset Voltage Drift Distribution




Figure 9. AD8605/AD8606 Input Offset Voltage Drift Distribution




Figure 10. Input Offset Voltage vs. Common-Mode Voltage (200 Units, 5 Wafer Lots, Including Process Skews)




Figure 11. Input Bias Current vs. Temperature




Figure 12. Output Voltage to Supply Rail vs. Load Current




Figure 13. Output Voltage Swing vs. Temperature




Figure 14. Output Voltage Swing vs. Temperature




Figure 15. Open-Loop Gain and Phase vs. Frequency




Figure 16. Closed-Loop Output Voltage Swing




Figure 17. Output Impedance vs. Frequency




Figure 18. Common-Mode Rejection Ratio vs. Frequency




Figure 19. PSRR vs. Frequency




Figure 20. Small Signal Overshoot vs. Load Capacitance




Figure 21. Supply Current vs. Temperature




Figure 22. Supply Current vs. Supply Voltage




Figure 23. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 24. Small Signal Transient Response




Figure 25. Large Signal Transient Response




Figure 26. Negative Overload Recovery




Figure 27. Positive Overload Recovery




Figure 28. Voltage Noise Density




Figure 29. Voltage Noise Density




Figure 30. Voltage Noise Density




Figure 31. Input Offset Voltage Distribution




Figure 32. Input Offset Voltage vs. Common-Mode Voltage (200 Units, 5 Wafer Lots, Including Process Skews)




Figure 33. Output Voltage to Supply Rail vs. Load Current




Figure 34. Output Voltage Swing vs. Temperature




Figure 35. Output Voltage Swing vs. Temperature




Figure 36. Open-Loop Gain and Phase vs. Frequency




Figure 37. Closed-Loop Output Voltage Swing vs. Frequency




Figure 38. Output Impedance vs. Frequency




Figure 39. Small Signal Overshoot vs. Load Capacitance




Figure 40. 0.1 Hz to 10 Hz Input Voltage Noise




Figure 41. Small Signal Transient Response




Figure 42. Large Signal Transient Response

### APPLICATION INFORMATION

#### **OUTPUT PHASE REVERSAL**

Phase reversal is defined as a change in polarity at the output of the amplifier when a voltage that exceeds the maximum input common-mode voltage drives the input.

Phase reversal can cause permanent damage to the amplifier; it may also cause system lockups in feedback loops. The AD8605 does not exhibit phase reversal even for inputs exceeding the supply voltage by more than 2 V.




Figure 43. No Phase Reversal

#### **MAXIMUM POWER DISSIPATION**

Power dissipated in an IC causes the die temperature to increase. This can affect the behavior of the IC and the application circuit performance.

The absolute maximum junction temperature of the AD8605/AD8606/AD8608 is 150°C. Exceeding this temperature could cause damage or destruction of the device. The maximum power dissipation of the amplifier is calculated according to the following formula:

$$P_{DISS} = \frac{T_J - T_A}{\Theta_{IA}}$$

where:

 $T_J$  = junction temperature

 $T_A$  = ambient temperature

 $\theta_{JA}$  = junction to-ambient-thermal resistance

Figure 44 compares the maximum power dissipation with temperature for the various AD8605 family packages.




Figure 44. Maximum Power Dissipation vs. Temperature

#### INPUT OVERVOLTAGE PROTECTION

The AD8605 has internal protective circuitry. However, if the voltage applied at either input exceeds the supplies by more than 2.5 V, external resistors should be placed in series with the inputs. The resistor values can be determined by the formula

$$\frac{\left(V_{IN} - V_{S}\right)}{\left(R_{S} + 200\Omega\right)} \le 5mA$$

The remarkable low input offset current of the AD8605 (<1 pA) allows the use of larger value resistors. With a 10 k $\Omega$  resistor at the input, the output voltage has less than 10 nV of error voltage. A 10 k $\Omega$  resistor has less than 13 nV/ $\sqrt{Hz}$  of thermal noise at room temperature.

#### **THD + NOISE**

Total harmonic distortion is the ratio of the input signal in V rms to the total harmonics in V rms throughout the spectrum. Harmonic distortion adds errors to precision measurements and adds unpleasant sonic artifacts to audio systems.

The AD8605 has a low total harmonic distortion. Figure 45 shows that the AD8605 has less than 0.005% or -86 dB of THD + N over the entire audio frequency range. The AD8605 is configured in positive unity gain, which is the worst case, and with a load of 10 k $\Omega$ .




Figure 45. THD + N

#### TOTAL NOISE INCLUDING SOURCE RESISTORS

The low input current noise and input bias current of the AD8605 make it the ideal amplifier for circuits with substantial input source resistance such as photodiodes. Input offset voltage increases by less than 0.5 nV per 1 k $\Omega$  of source resistance at room temperature and increases to 10 nV at 85°C. The total noise density of the circuit is

$$e_{n,TOTAL} = \sqrt{e_n^2 + (i_n R_S)^2 + 4kTR_S}$$

where

 $e_n$  is the input voltage noise density of the AD8605

 $i_n$  is the input current noise density of the AD8605

 $R_S$  is the source resistance at the noninverting terminal

k is Boltzmann's constant  $(1.38 \times 10^{-23} \text{ J/K})$ 

*T* is the ambient temperature in Kelvin ( $T = 273 + {}^{\circ}C$ )

For example, with  $R_S = 10 \text{ k}\Omega$ , the total voltage noise density is roughly 15 nV/ $\sqrt{\text{Hz}}$ .

For  $R_S < 3.9 \ k\Omega$ ,  $e_n$  dominates and  $e_{n,TOTAL} \approx e_n$ .

The current noise of the AD8605 is so low that its total density does not become a significant term unless  $R_S$  is greater than 6 M $\Omega$ . The total equivalent rms noise over a specific bandwidth is expressed as

$$E_n = (e_{n,TOTAL})\sqrt{BW}$$

where BW is the bandwidth in hertz.

Note that the analysis above is valid for frequencies greater than 100 Hz and assumes relatively flat noise, above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

#### **CHANNEL SEPARATION**

Channel separation, or inverse crosstalk, is a measure of the signal feed from one amplifier (channel) to an other on the same IC.

The AD8606 has a channel separation of greater than –160 dB up to frequencies of 1 MHz, allowing the two amplifiers to amplify ac signals independently in most applications.




Figure 46. Channel Separation vs. Frequency

#### **CAPACITIVE LOAD DRIVE**

The AD8605 can drive large capacitive loads without oscillation. Figure 47 shows the output of the AD8606 in response to a 200 mV input signal. In this case, the amplifier was configured in positive unity gain, worst case for stability, while driving a 1,000 pF load at its output. Driving larger capacitive loads in unity gain may require the use of additional circuitry.




Figure 47. Capacitive Load Drive without Snubber

A snubber network, shown in Figure 48, helps reduce the signal overshoot to a minimum and maintain stability. Although this circuit does not recover the loss of bandwidth induced by large capacitive loads, it greatly reduces the overshoot and ringing. This method does not reduce the maximum output swing of the amplifier.

Figure 49 shows a scope photograph of the output at the snubber circuit. The overshoot is reduced from over 70% to less than 5%, and the ringing is eliminated by the snubber. Optimum values for  $R_S$  and  $C_S$  are determined experimentally.




Figure 48. Snubber Network Configuration




Figure 49. Capacitive Load Drive with Snubber

Table 5 summarizes a few optimum values for capacitive loads.

Table 5.

C <sub>L</sub> (pF)	$R_s(\Omega)$	C <sub>s</sub> (pF)
500	100	1,000
1,000	70	1,000
2,000	60	800

An alternate technique is to insert a series resistor inside the feedback loop at the output of the amplifier. Typically, the value of this resistor is approximately 100  $\Omega$ . This method also reduces overshoot and ringing but causes a reduction in the maximum output swing.

#### **LIGHT SENSITIVITY**

The AD8605ACB (MicroCSP package option) is essentially a silicon die with additional post fabrication dielectric and intermetallic processing designed to contact solder bumps on the active side of the chip. With this package type, the die is exposed to ambient light and is subject to photoelectric effects. Light sensitivity analysis of the AD8605ACB mounted on standard PCB material reveals that only the input bias current (I<sub>B</sub>) parameter is impacted when the package is illuminated directly by high intensity light. No degradation in electrical performance is observed due to illumination by low intensity (0.1 mW/cm²) ambient light. Figure 50 shows that I<sub>B</sub> increases with increasing wavelength and intensity of incident light; I<sub>B</sub> can reach levels as high as 4500 pA at a light intensity of 3 mW/cm² and a wavelength of 850 nm. The light intensities

shown in Figure 50 are not normal for most applications, i.e., even though direct sunlight can have intensities of 50 mW/cm<sup>2</sup>, office ambient light can be as low as 0.1 mW/cm<sup>2</sup>.

When the MicroCSP package is assembled on the board with the bump-side of the die facing the PCB, reflected light from the PCB surface is incident on active silicon circuit areas and results in the increased I<sub>B</sub>. No performance degradation occurs due to illumination of the backside (substrate) of the AD8605ACB. The AD8605ACB is particularly sensitive to incident light with wavelengths in the near infrared range (NIR, 700 nm to 1000 nm). Photons in this waveband have a longer wavelength and lower energy than photons in the visible (400 nm to 700 nm) and near ultraviolet bands (NUV, 200 nm to 400 nm); therefore, they can penetrate more deeply into the active silicon. Incident light with wavelengths greater than 1100 nm has no photoelectric effect on the AD8605ACB because silicon is transparent to wave lengths in this range. The spectral content of conventional light sources varies: sunlight has a broad spectral range, with peak intensity in the visible band that falls off in the NUV and NIR bands; fluorescent lamps have significant peaks in the visible but not in the NUV or NIR bands.

Efforts have been made at a product level to reduce the effect of ambient light; the under bump metal (UBM) has been designed to shield the sensitive circuit areas on the active side (bump-side) of the die. However, if an application encounters any light sensitivity with the AD8605ACB, shielding the bump side of the MicroCSP package with opaque material should eliminate this effect. Shielding can be accomplished using materials such as silica filled liquid epoxies that are used in flip chip underfill techniques.




Figure 50. AD8605ACB Input Bias Current Response to Direct Illumination of Varying Intensity and Wavelength

#### MICROCSP ASSEMBLY CONSIDERATIONS

For detailed information on MicroCSP PCB assembly and reliability, refer to ADI Application Note AN-617 on the ADI website www.analog.com.

### I-V CONVERSION APPLICATIONS

#### PHOTODIODE PREAMPLIFIER APPLICATIONS

The low offset voltage and input current of the AD8605 make it an excellent choice for photodiode applications. In addition, the low voltage and current noise make the amplifier ideal for application circuits with high sensitivity.




Figure 51. Equivalent Circuit for Photodiode Preamp

The input bias current of the amplifier contributes an error term that is proportional to the value of R<sub>F</sub>.

The offset voltage causes a dark current induced by the shunt resistance of the diode  $R_D$ . These error terms are combined at the output of the amplifier. The error voltage is written as

$$E_{O} = V_{OS} \left( 1 + \frac{R_F}{R_D} \right) + R_F I_B$$

Typically,  $R_F$  is smaller than  $R_D$ , thus  $R_F/R_D$  can be ignored.

At room temperature, the AD8605 has an input bias current of 0.2 pA and an offset voltage of 100  $\mu V$ . Typical values of  $R_D$  are in the range of 1 G  $\Omega$ .

For the circuit shown in Figure 9, the output error voltage is approximately 100  $\mu V$  at room temperature, increasing to about 1 mV at 85°C.

Where  $f_t$  is the unity gain frequency of the amplifier, the maximum achievable signal bandwidth is

$$f_{MAX} = \sqrt{\frac{f_t}{2\pi R_F C_T}}$$

#### **AUDIO AND PDA APPLICATIONS**

The AD8605's low distortion and wide dynamic range make it a great choice for audio and PDA applications, including microphone amplification and line output buffering.

Figure 52 shows a typical application circuit for headphone/line out amplification.

R1 and R2 are used to bias the input voltage at half the supply. This maximizes the signal bandwidth range. C1 and C2 are used to ac couple the input signal. C1 and R2 form a high-pass filter whose corner frequency is  $1/2\pi R1C1$ .

The high output current of the AD8605 allows it to drive heavy resistive loads.

The circuit of Figure 52 was tested to drive a 16 W headphone. The THD + N is maintained at approximately -60 dB throughout the audio range.




Figure 52. Single-Supply Headphone/Speaker Amplifier

#### INSTRUMENTATION AMPLIFIERS

The low offset voltage and low noise of the AD8605 make it a great amplifier for instrumentation applications.

Difference amplifiers are widely used in high accuracy circuits to improve the common-mode rejection ratio.

Figure 53 shows a simple difference amplifier. The CMRR of the circuit is plotted versus frequency. Figure 54 shows the common-mode rejection for a unity gain configuration and for a gain of 10.

Making (R4/R3) = (R2/R1) and choosing 0.01% tolerance yields a CMRR of 74 dB and minimizes the gain error at the output.




Figure 53. Difference Amplifier,  $A_V = 10$ 




Figure 54. Difference Amplifier CMRR vs. Frequency

#### **D/A CONVERSION**

The low input bias current and offset voltage of the AD8605 make it an excellent choice for buffering the output of a current output DAC.

Figure 55 shows a typical implementation of the AD8605 at the output of a 12-bit DAC.

The DAC8143 output current is converted to a voltage by the feedback resistor. The equivalent resistance at the output of the DAC varies with the input code, as does the output capacitance.




Figure 55. Simplified Circuit of the DAC8143 with AD8605 Output Buffer

To optimize the performance of the DAC, insert a capacitor in the feedback loop of the AD8605 to compensate the amplifier from the pole introduced by the output capacitance of the DAC. Typical values for  $C_F$  are in the range of 10 pF to 30 pF; it can be adjusted for the best frequency response. The total error at the output of the op amp can be computed by the formula:

$$E_O = V_{OS} \left( 1 + \frac{R_F}{\text{Re}\,q} \right)$$

where Req is the equivalent resistance seen at the output of the DAC. As mentioned above, Req is code dependant and varies with the input. A typical value for Req is 15 k $\Omega$ . Choosing a feedback resistor of 10 k $\Omega$  yields an error of less than 200  $\mu$ V.

Figure 56 shows the implementation of a dual-stage buffer at the output of a DAC. The first stage is used as a buffer. Capacitor C1, with Req, creates a low-pass filter and thus provides phase lead to compensate for frequency response. The second stage of the AD8606 is used to provide voltage gain at the output of the buffer.

Grounding the positive input terminals in both stages reduces errors due to the common-mode output voltage. Choosing R1, R2, and R3 to match within 0.01% yields a CMRR of 74 dB and maintains minimum gain error in the circuit.






Figure 56. Bipolar Operation

### **OUTLINE DIMENSIONS**



**COMPLIANT TO JEDEC STANDARDS MO-178AA** 

Figure 57. 5-Lead Small Outline Transistor Package [SOT-23] (RT-5)



COMPLIANT TO JEDEC STANDARDS MS-012AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 58. 14-Lead Standard Small Outline Package [SOIC] Narrow Body (R-14)





Figure 59. 8-Lead Mini Small Outline Package [MSOP] (RM-8)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 60. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8)




Figure 61. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14)




Figure 62. 5-Bump  $2 \times 1 \times 2$  Array MicroCSP [WLCSP] (CB-5)

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
AD8605ACB-REEL	−40°C to +125°C	5-Bump MicroCSP	CB-5	B3A
AD8605ACB-REEL7	-40°C to +125°C	5-Bump MicroCSP	CB-5	B3A
AD8605ART-R2	−40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8605ART-REEL	-40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8605ART-REEL7	−40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8605ARTZ-REEL <sup>1</sup>	-40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8605ARTZ-REEL71	−40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8606ARM-R2	-40°C to +125°C	8-Lead MSOP	RM-8	B6A
AD8606ARM-REEL	−40°C to +125°C	8-Lead MSOP	RM-8	B6A
AD8606AR	-40°C to +125°C	8-Lead SOIC	R-8	
AD8606AR-REEL	−40°C to +125°C	8-Lead SOIC	R-8	
AD8606AR-REEL7	-40°C to +125°C	8-Lead SOIC	R-8	
AD8608AR	-40°C to +125°C	14-Lead SOIC	R-14	
AD8608AR-REEL	-40°C to +125°C	14-Lead SOIC	R-14	
AD8608AR-REEL7	−40°C to +125°C	14-Lead SOIC	R-14	
AD8608ARU	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8608ARU-REEL	−40°C to +125°C	14-Lead TSSOP	RU-14	

 $<sup>^{1}</sup>$  Z = Pb-free part.

**NOTES** 

