捷多邦,专业PCB打样工厂,24小时**SNIJ4AL**VCH16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments
 Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVCH16646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either

DGG, DGV, OR DL PACKAGE (TOP VIEW)

1DIR	1	O	56	b	1OE
1CLKAB	2		55	6	1CLKBA
1SAB	3		54	6	1SBA
GND [4		53	_	GND
1A1 [5		52	6	1B1
1A2 [6		51	6	1B2
V _{CC} [7		50	6	V_{CC}
1A3 [8		49		1B3
1A4 [9		48	þ	1B4
1A5 [10		47	1	1B5
GND [11		46		GND
1A6 [12		45		1B6
1A7 [13		44		1B7
1A8 [14		43	þ	1B8
2A1 [15		42		2B1
2A2 [16		41		2B2
2A3 [17		40		2B3
GND [18		39		GND
2A4 [19		38	þ	2B4
2A5 [20		37	1	2B5
2A6 [21		36		2B6
V _{CC} [22		35		V_{CC}
2A7 [23		34		2B7
2A8 [24		33		2B8
GND [25		32		GND
2SAB	26		31		2SBA
CLKAB [27		30		2CLKBA
2DIR [28		29		20E
,				-	

register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16646 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated.



SN74ALVCH16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCES032E-JULY 1995 - REVISED FEBRUARY 1999

FUNCTION TABLE

		INP	UTS			DATA	\ I/Os	OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Χ	Χ	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Χ	Χ	1	Χ	Χ	Unspecified†	Input	Store B, A unspecified [†]
Н	Х	1	1	Х	Х	Input	Input	Store A and B data
Н	Χ	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Χ	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Χ	Х	L	Χ	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

The data-output functions may be enabled or disabled by various signals at $\overline{\text{OE}}$ and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SN74ALVCH16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032E-JULY 1995 - REVISED FEBRUARY 1999





Figure 1. Bus-Management Functions



SCES032E-JULY 1995 - REVISED FEBRUARY 1999


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



SN74ALVCH16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
	IH High-level input voltage Low-level input voltage I Input voltage Output voltage OH High-level output current Low-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}	Input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
٧ _I	Input voltage	•	0	VCC	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
1	LPak Israel subset susses	V _{CC} = 2.3 V		-12	
IOH	nigh-level output current	V _{CC} = 2.7 V		-12	mA
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	V _{CC} = 3 V		-24	1
		V _{CC} = 1.65 V		4	
	Lave lavel autout average	V _{CC} = 2.3 V		12	A
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		VCC = 3 V		24	
Δt/Δν	Input transition rise or fall rate	•		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS SCES032E-JULY 1995 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
	$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} -0.	.2		
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	= -4 mA 1.65 V 1.2				
Vон		2.3 V	1.7			V
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
		3 V	2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2			
	$I_{OL} = 100 \mu A$	1.65 V to 3.6 V			0.2	
	$I_{OL} = 4 \text{ mA}$	1.65 V			0.45	
V	$I_{OL} = 6 \text{ mA}$	1.65 V to 3.6 V V _{CC} -0.2 1.65 V to 3.6 V V _{CC} -0.2 1.65 V to 3.6 V 1.2 2.3 V 2 2.3 V 1.7 2.7 V 2.2 3 V 2.4 3 V 2 1.65 V to 3.6 V 0.45 2.3 V 0.4 2.3 V 0.4 2.3 V 0.7 2.7 V 0.4 3 V 0.55 3.6 V ±5 μA 1.65 V 25 1.65 V -25 2.3 V 45 3 V 75 4 V 4 V 4 V 4 V 4 V 4 V 4 V 4 V 4 V 4				
VOL	la. – 12 mA	2.3 V			0.7	V
	10L = 12 IIIA	2.7 V			0.4	
	$I_{OL} = 24 \text{ mA}$	3 V			0.55	
II	$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V _I = 0.7 V	2.3 V	45			
I _I (hold)	V _I = 1.7 V	2.3 V	-45			μΑ
	V _I = 0.8 V	3 V	75			
	V _I = 2 V	3 V	-75			
	$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500	
l _{OZ} §	$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
C _i Control inpu	ts $V_I = V_{CC}$ or GND	3.3 V		3.5		pF
C _{io} A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8.5		pF

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

			VCC =	1.8 V	V _{CC} =	2.5 V 2 V	VCC =	V _{CC} = 2.7 V V _{CC} = 3 ± 0.3			UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			¶		150		150		150	MHz
t _W	Pulse duration	CLKAB or CLKBA high or low	¶		3.3		3.3		3.3		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	¶		1.6		1.7		1.4		ns
th	Hold time	A after CLKAB↑ or B after CLKBA↑	¶		0.6		0.4		0.7		ns

This information was not available at the time of publication.



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\ensuremath{\,\$}}\mbox{ For I/O ports, the parameter I}_{\mbox{\ensuremath{\,OZ}}}\mbox{ includes the input leakage current.}$

SN74ALVCH16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS SCES032E-JULY 1995 - REVISED FEBRUARY 1999

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

PARAMETER	FROM		V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	A or B	B or A		†	1	4.8		4.5	1	3.9	
t _{pd}	CLKAB or CLKBA	A or B		†	1	5.6		5.2	1	4.5	ns
	SAB or SBA	AUID		†	1	6.8		6.4	1	5.3	
t _{en}	ŌĒ	A or B		†	1	6.5		6.2	1	5.1	ns
t _{dis}	ŌĒ	A or B		†	1.6	5.7		5	1.4	4.7	ns
t _{en}	DIR	A or B		†	1	7.8		6.2	1	5.1	ns
t _{dis}	DIR	A or B		†	1.5	6.5		6	1.1	5.3	ns

[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	VCC = 3.3 V	UNIT		
	FARAWIETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	39	43	pF	
Cpd	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	10	12	l be	

[†] This information was not available at the time of publication.

ENABLE AND DISABLE TIMES

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.

PROPAGATION DELAY TIMES


- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES032E-JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

SCES032E-JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated