



## SPICE Device Model Si1404DH

Vishay Siliconix

### N-Channel 25-V (D-S) MOSFET

#### CHARACTERISTICS


- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the  $-55$  to  $125^{\circ}\text{C}$  Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the  $-55$  to  $125^{\circ}\text{C}$  temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



# SPICE Device Model Si1404DH

## Vishay Siliconix



SPECIFICATIONS ( $T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
<b>Static</b>					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1		V
On-State Drain Current <sup>a</sup>	$I_{D(on)}$	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	11		A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(on)}$	$V_{GS} = 4.5 \text{ V}, I_D = 1.57 \text{ A}$	0.28	0.28	$\Omega$
		$V_{GS} = 2.5 \text{ V}, I_D = 1.39 \text{ A}$	0.33	0.36	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 0.75 \text{ A}$	2.3	1.5	S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 1.23 \text{ A}, V_{GS} = 0 \text{ V}$	0.76	0.85	V
<b>Dynamic<sup>b</sup></b>					
Total Gate Charge	$Q_g$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 1.57 \text{ A}$	1	1.3	nC
Gate-Source Charge	$Q_{gs}$		0.31	0.31	
Gate-Drain Charge	$Q_{gd}$		0.49	0.49	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 15 \text{ V}, R_L = 20 \Omega$ $I_D \cong 0.75 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_G = 6 \Omega$	12	11	ns
Rise Time	$t_r$		15	18	
Turn-Off Delay Time	$t_{d(off)}$		19	17	
Fall Time	$t_f$		21	11	

### Notes

a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .







b. Guaranteed by design, not subject to production testing.



## SPICE Device Model Si1404DH

Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA ( $T_J=25^\circ\text{C}$  UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.