SCCS039B - SEPTEMBER 1994 - REVISED OCTOBER 2001

- Function and Pinout Compatible With the Fastest Bipolar Logic
- 25-Ω Output Series Resistors Reduce Transmission-Line Reflection Noise
- Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- 3-State Outputs
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Fully Compatible With TTL Input and Output Logic Levels
- 12-mA Output Sink Current
 15-mA Output Source Current

Q OR SO PACKAGE (TOP VIEW)

		U		L
OE [_	20	Vcc
O_0			19	V _{CC} O ₇ D ₇
D ₀ [18	D ₇
D ₁			17	∐ D ₆
O ₁	5		16	$] O_6$
O ₂ [6		15	05
D_2	7		14] D ₅
D ₃ [8			D_4
O ₃ [9		12	04
GND [10		11	LE

description

The CY74FCT2373T is an 8-bit, high-speed CMOS, TTL-compatible buffered latch with 3-state outputs that is ideal for driving high-capacitance loads, such as memory and address buffers. On-chip 25- Ω termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2373T can replace the CY74FCT373T to reduce noise in an existing design.

When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable (\overline{OE}) input is low. When \overline{OE} is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAGE†		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	4.7	CY74FCT2373CTQCT	FCT2373C
-40°C to 85°C	SOIC - SO	Tube	4.7	CY74FCT2373CTSOC	FCT2373C
		Tape and reel	4.7	CY74FCT2373CTSOCT	FC12373C
Et Et	QSOP - Q	Tape and reel	5.2	CY74FCT2373ATQCT	FCT2373A
THE W	QSOP - Q	Tape and reel	8	CY74FCT2373TQCT	FCT2373

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

U TEXAS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCCS039B - SEPTEMBER 1994 - REVISED OCTOBER 2001

FUNCTION TABLE

	INPUTS		OUTPUT
OE	LE	D	0
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Χ	Χ	Z

 $\begin{array}{ll} H=\mbox{High logic level}, \ L=\mbox{Low logic level}, \\ X=\mbox{ Don't care}, \ Z=\mbox{ High-impedance} \\ \mbox{state}, \ Q_0=\mbox{ Previous state of flip flops} \\ \mbox{(}Q_{0-1}\mbox{)} \end{array}$

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	\dots -0.5 V to 7 V
DC input voltage range	\dots –0.5 V to 7 V
DC output voltage range	\dots –0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package	68°C/W
SO package	
Ambient temperature range with power applied, T _A	65°C to 135°C
Storage temperature range, T _{stq}	. -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			V
\vee_{IL}	Low-level input voltage			0.8	V
ІОН	High-level output current			-15	mA
lOL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at VCC or GND to ensure proper device operation.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
Voн	V _{CC} = 4.75 V,	I _{OH} = -15 mA		2.4	3.3		V
V _{OL}	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 12 mA			0.3	0.55	V
R _{OUT}	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 12 mA		20	28	40	Ω
V _{hys}	All inputs				0.2		V
ΙΙ	V _{CC} = 5.25 V,	VIN = VCC				5	μА
lін	V _{CC} = 5.25 V,	V _{IN} = 2.7 V				±1	μА
IΙL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V				±1	μΑ
lozh	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V				10	μΑ
lozL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V				-10	μΑ
los [‡]	$V_{CC} = 5.25 \text{ V},$	V _{OUT} = 0 V		-60	-120	-225	mA
l _{off}	$V_{CC} = 0 V$,	V _{OUT} = 4.5 V				±1	μΑ
Icc	V _{CC} = 5.25 V,	$V_{IN} \le 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
∆lcc	V _{CC} = 5.25 V, V _{IN} =	3.4 V , $f_1 = 0$, Outputs op	en		0.5	2	mA
ICCD¶	$\frac{V_{CC}}{OE}$ = 5.25 V, One in $\frac{V_{CC}}{OE}$ = GND, $V_{IN} \le 0.2$	nput switching at 50% duty $2 \text{ V or V}_{IN} \ge \text{V}_{CC} - 0.2 \text{ V}$	cycle, Outputs open,		0.06	0.12	mA/ MHz
	V _{CC} = 5.25 V,	One input switching at f ₁ = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4	
1-#	Outputs open,	at 50% duty cycle	V _{IN} = 3.4 V or GND		1	2.4	A
IC"	IC# Outputs open, OE = GND, LE = V _{CC}	Eight bits switching at f ₁ = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6	mA
		at 50% duty cycle	V _{IN} = 3.4 V or GND		3.3	10.6	
C _i					6	10	pF
Co					8	12	pF

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

Where:

 I_{CC} = Total supply current I_{CC} = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero

= Input signal frequency

= Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

 $[\]S$ Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

[#]IC = $ICC + \Delta ICC \times D_H \times N_T + ICCD(f_0/2 + f_1 \times N_1)$

CY74FCT2373T 8-BIT LATCH WITH 3-STATE OUTPUTS SCCS039B – SEPTEMBER 1994 – REVISED OCTOBER 2001


timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				CY74FCT2373T		CY74FCT2373AT		CY74FCT2373CT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high		6		5		5		ns
t _{su}	Setup time, D to LE	High to low	2		2		2		ns
th	Hold time, D to LE	High to low	1.5		1.5		1.5		ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	CY74FCT2373T		CY74FCT2373AT		CY74FCT2373CT		UNIT
PARAMETER	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	ONIT
^t PLH	D	0	1.5	8	1.5	5.2	1.5	4.7	ns ns
^t PHL			1.5	8	1.5	5.2	1.5	4.7	
^t PLH	LE	0	2	13	2	8.5	2	5.5	
^t PHL			2	13	2	8.5	2	5.5	
^t PZH	ŌĒ	0	1.5	11	1.5	6.5	1.5	5.5	ns
^t PZL	OE		1.5	11	1.5	6.5	1.5	5.5	115
^t PHZ	ŌĒ	DE O	1.5	7	1.5	5.5	1.5	5	no
t _{PLZ}	OE .	0	1.5	7	1.5	5.5	1.5	5	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265