## 24-BIT FET BUS SWITCH

### 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERAN SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

### Member of the Texas Instruments Widebus™ Family

- Output Voltage Translation Tracks V<sub>CC</sub>
- Supports Mixed-Mode Signal Operation On All Data I/O Ports
  - 5-V Input Down to 3.3-V Output Level Shift, With 3.3-V V<sub>CC</sub>
  - 5-V/3.3-V Input Down to 2.5-V Output Level Shift, With 2.5-V VCC
- 5-V-Tolerant I/Os, With Device Powered Up or Powered Down
- Bidirectional Data Flow, With Near-Zero **Propagation Delay**
- Low ON-State Resistance (ron) Characteristics ( $r_{on} = 5 \Omega$  Typical)
- **Low Input/Output Capacitance Minimizes** Loading ( $C_{io(OFF)} = 5 pF Typical$ )
- **Data and Control Inputs Provide Undershoot Clamp Diodes**
- **Low Power Consumption**  $(I_{CC} = 70 \mu A Max)$
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per
- **ESD Performance Tested Per JESD 22** 
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- **Supports Digital Applications: Level** Translation, PCI Interface, Bus Isolation
- Ideal for Low-Power Portable Equipment

### DGG, DGV, OR DL PACKAGE (TOP VIEW)

1			ı .
NC [	1	56	10E
1A1 [	2	55	20E
1A2	3	54	] 1B1
1A3	4	53	] 1B2
1A4 [	5	52	] 1B3
1A5 [	6	51	] 1B4
1A6 🛚	7	50	] 1B5
GND [	8	49	GND
1A7 🛚	9	48	] 1B6
1A8 🛚	10	47	] 1B7
1A9 🛚	11	46	] 1B8
1A10	12	45	1B9
1A11	13	44	] 1B10
1A12	14	43	] 1B11
2A1	15	42	1B12
2A2	16	41	2B1
V <sub>CC</sub>	17	40	2B2
2A3	18	39	2B3
GND [	19	38	GND
2A4	20	37	2B4
2A5	21	36	2B5
2A6	22	35	2B6
2A7	23	34	2B7
2A8	24	33	2B8
2A9	25	32	2B9
2A10	26	31	2B10
2A11	27	30	2B11
2A12	28	29	2B12

NC - No internal connection

### description/ordering information


The SN74CB3T16211 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V<sub>CC</sub>. The SN74CB3T16211 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

## description/ordering information (continued)



NOTE A: If the input high-voltage (V<sub>IH</sub>) level is greater than or equal to V<sub>CC</sub> – 1 V and less than or equal to 5.5 V, the output high-voltage (V<sub>OH</sub>) level is equal to approximately the V<sub>CC</sub> voltage level.

Figure 1. Typical DC Voltage-Translation Characteristics

The I/O port of this device has a pullup current source that maintains the output voltage at  $V_{CC}$  when the device is ON and the input is greater than or equal to  $V_{CC}$  – 1. Because of the pullup current source, the output voltage level may be less than  $V_{CC}$  when the operating frequency is low and the I/O port is connected to a pulldown resistor. In order to maintain the output voltage at  $V_{CC}$ , a pullup resistor must be connected to  $V_{CC}$ , instead of a pulldown resistor to ground.

The SN74CB3T16211 is organized as two 12-bit bus switches with separate output-enable (1OE, 2OE) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When  $\overline{OE}$  is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0000 01	Tube	SN74CB3T16211DL	ODOT40044
	SSOP - DL	Tape and reel	SN74CB3T16211DLR	CB3T16211
	TOCOD DOC	Tube	SN74CB3T16211DGG	CDOT4CO44
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CB3T16211DGGR	CB3T16211
	TVSOP – DGV Tape and ree		SN74CB3T16211DGVR	KR211
	VFBGA – ZQL (PB-Free)	Tape and reel	SN74CB3T16211ZQLR	KR211

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



# 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

		ZQL PACKAGE (TOP VIEW)								
		1	2	3	4	5	6	_		
Α	$\left( \right.$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	1		
В		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
С		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
D		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
Ε		$\bigcirc$	$\bigcirc$			$\bigcirc$	$\bigcirc$			
F		$\bigcirc$	$\bigcirc$			$\bigcirc$	$\bigcirc$			
G		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
н		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
J		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
K		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$			
	\									

## terminal assignments


	1	2	3	4	5	6
Α	1A2	1A1	NC	10E	2OE	1B1
В	1A5	1A4	1A3	1B2	1B3	1B4
С	1A7	GND	1A6	1B5	GND	1B6
D	1A10	1A8	1A9	1B8	1B7	1B9
Е	1A12	1A11			1B10	1B11
F	2A1	2A2			2B1	1B12
G	VCC	GND	2A3	2B3	GND	2B2
Н	2A4	2A5	2A6	2B6	2B5	2B4
J	2A7	2A8	2A9	2B9	2B8	2B7
K	2A10	2A11	2A12	2B12	2B11	2B10

NC - No internal connection

### **FUNCTION TABLE** (each 12-bit bus switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

# logic diagram (positive logic)






## SN74CB3T16211 24-BIT FET BUS SWITCH

## 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

## simplified schematic, each FET switch (SW)



<sup>†</sup> Gate voltage (V<sub>G</sub>) is equal to approximately V<sub>CC</sub> + V<sub>T</sub> when the switch is ON and V<sub>I</sub> > V<sub>CC</sub> + V<sub>T</sub>.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)		–0.5 V to 7 V
Control input voltage range, VIN (see Notes 1 a	and 2)	–0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2,	and 3)	–0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)		–50 mA
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O} < 0$ )		–50 mA
ON-state switch current, I <sub>I/O</sub> (see Note 4)		±128 mA
Continuous current through V <sub>CC</sub> or GND termin	nals	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 5):	DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
	ZQL package	42°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground, unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- 4. II and IO are used to denote specific conditions for II/O.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 6)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
.,	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7	5.5	.,
VIH	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V
,,	V <sub>CC</sub> = 2.3 V to 2.7 V		0	0.7	.,
VIL	Low-level control input voltage V <sub>CC</sub> = 2.7 V to 3.6 V			8.0	V
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
TA	Operating free-air temperature	-	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>‡</sup> Internal enable signal applied to the switch

# 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS			TYP†	MAX	UNIT	
VIK		$V_{CC} = 3 \text{ V},$ $I_{I} = -18 \text{ mA}$					V	
VOH		See Figures 3 and 4						
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 3.6 V to 5.5 V or GND				±10	μΑ	
		V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20		
Ц		Switch ON,	$V_{I} = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$			-40	μΑ	
		V <sub>IN</sub> = V <sub>CC</sub> or GND	$V_{I} = 0 \text{ to } 0.7 \text{ V}$			±5		
loz‡		$V_{CC} = 3.6 \text{ V},$ $V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0,$ Switch OFF, $V_{IN} = V_{CC} \text{ or GND}$				±10	μΑ	
l <sub>off</sub>		$V_{CC} = 0,$ $V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0$				10	μΑ	
1		$V_{CC} = 3.6 \text{ V},$ $I_{I/O} = 0,$				70	^	
Icc		Switch ON or OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND	′			70	μΑ	
ΔlCC§	Control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ One input at $V_{CC} - 0.6 \text{ V},$ Other inputs at $V_{CC}$ or GND				300	μΑ	
C <sub>in</sub>	Control inputs	V <sub>CC</sub> = 3.3 V, V <sub>IN</sub> = V <sub>CC</sub> or GND			4		pF	
C <sub>io(OFF)</sub>	)	$V_{CC} = 3.3 \text{ V},$ $V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or GND},$ Switch OFF, $V_{IN} = V_{CC} \text{ or GND}$			5		pF	
C <sub>io(ON)</sub>		V <sub>CC</sub> = 3.3 V, Switch ON.			5		pF	
~10(ON)		V <sub>IN</sub> = V <sub>CC</sub> or GND	$V_{I/O} = GND$		13		Ρ'	
$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.3 \text{ V}$		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V},$	I <sub>O</sub> = 24 mA		5	9.5		
$r_{on}\P$		V <sub>I</sub> = 0	I <sub>O</sub> = 16 mA		5	9.5	Ω	
· OII ·		V <sub>CC</sub> = 3 V,	I <sub>O</sub> = 64 mA		5	8.5		
$V_I = 0$ $I_O = 32 \text{ mA}$				5	8.5			

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_{I}$ ,  $V_{O}$ ,  $I_{I}$ , and  $I_{O}$  refer to data pins.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

<sup>¶</sup> Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

## SN74CB3T16211 **24-BIT FET BUS SWITCH**

# 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> †	A or B	B or A		0.15		0.25	ns
t <sub>en</sub>	ŌĒ	A or B	1	12	1	10	ns
t <sub>dis</sub>	ŌĒ	A or B	1	7.5	1	8.5	ns

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


## 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

#### PARAMETER MEASUREMENT INFORMATION



TEST	V <sub>CC</sub>	S1	RL	VI	cL	$v_{\!\scriptscriptstyle\Delta}$
<sup>t</sup> pd(s)	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	3.6 V or GND 5.5 V or GND	30 pF 50 pF	
tPLZ/tPZL	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	2×V <sub>CC</sub> 2×V <sub>CC</sub>	<b>500</b> Ω <b>500</b> Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
tPHZ/tPZH	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	3.6 V 5.5 V	30 pF 50 pF	0.15 V 0.3 V



NOTES: B.  $C_L$  includes probe and jig capacitance.

- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- E. The outputs are measured one at a time, with one transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tplH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- I. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



### TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage

3.7

# 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER SCDS147B - OCTOBER 2003 - REVISED JANUARY 2005

### **TYPICAL CHARACTERISTICS**



#### **OUTPUT VOLTAGE HIGH** vs **SUPPLY VOLTAGE** V<sub>CC</sub> = 2.3 V to 3.6 V VOH - Output Voltage High - V $V_1 = 5.5 \text{ V}$ **100** μ**A** $T_A = -40^{\circ}C$ 3.5 8 mA 16 mA 24 mA 3 2.5 2 1.5 2.3 2.5 3.3 2.7 2.9 3.1 3.5 3.7 V<sub>CC</sub> - Supply Voltage - V

Figure 4. V<sub>OH</sub> Values



### PACKAGE OPTION ADDENDUM

2-Jun-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74CB3T16211DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
74CB3T16211DGVRE4	ACTIVE	TVSOP	DGV	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74CB3T16211DGG	PREVIEW	TSSOP	DGG	56	35	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74CB3T16211DGGR	ACTIVE	TSSOP	DGG	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74CB3T16211DGVR	ACTIVE	TVSOP	DGV	56	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74CB3T16211DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3T16211DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3T16211ZQLR	ACTIVE	VFBGA	ZQL	56	1000	Pb-Free (RoHS)	SNAGCU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265