

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operations:
Hold (Store) Shift Left
Shift Right Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear
- Applications:
Stacked or Push-Down Registers
Buffer Storage, and Accumulator Registers

TYPE	GUARANTEED		TYPICAL	
	SHIFT (CLOCK)	FREQUENCY	POWER	DISSIPATION
'LS299		25 MHz		175 mW
'S299		50 MHz		700 mW

description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

FUNCTION TABLE

MODE	INPUTS						INPUTS/OUTPUTS								OUTPUTS				
	CLR	FUNCTION SELECT		OUTPUT CONTROL		CLK	SERIAL SL SR	A/QA B/QB C/QC D/QD E/QE F/QF G/QG H/QH								QA' QH'			
		S1	S0	Q1†	Q2†			QA0 QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8 QA9 QA10 QA11 QA12 QA13 QA14 QA15 QA16 QA17 QA18 QA19								QA0 QA1 QA2 QA3 QA4 QA5 QA6 QA7 QA8 QA9 QA10 QA11 QA12 QA13 QA14 QA15 QA16 QA17 QA18 QA19			
Clear	L	X	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	X	X	L	L	L	L	L	L	L	L	L	L	L	L
Hold	H	L	L	L	L	X	X	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0
	H	X	X	L	L	L	X	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0	QA0
Shift Right	H	L	H	L	L	t	X	H	H	QA _n	QA _n	H	QA _n						
	H	L	H	L	L	t	X	L	L	QA _n	QA _n	L	QA _n						
Shift Left	H	H	L	L	L	t	H	X	QA _n	H	QA _n	H							
	H	H	L	L	L	t	L	X	QA _n	L	QA _n	L							
Load	H	H	H	X	X	t	X	X	a	b	c	d	e	f	g	h	a	h	

†When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.


a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.



SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS


SDLS156 – MARCH 1974 – REVISED MARCH 1988

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, N, and W packages.

logic diagram (positive logic)




Pin numbers shown are for DW, J, N, and W packages.

SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS299			SN74LS299			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V _{CC}			4.5	5	5.5	4.75	5	5.25	V	
High-level output current, I _{OH}	Q _A thru Q _H		-1		-2.6				mA	
	Q _{A'} or Q _{H'}		-0.4		-0.4					
Low-level output current, I _{OL}	Q _A thru Q _H		12		24				mA	
	Q _{A'} or Q _{H'}		4		8					
Clock frequency, f _{clock}			0		20		0		MHz	
Width of clock pulse, t _{w(clock)}	Clock high		30		30				ns	
	Clock low		18		10					
Width of clear pulse, t _{w(clear)}	Clear low		25		20				ns	
	Select		35†		35†					
Setup time, t _{su}	High-level data†		20†		20†				ns	
	Low-level data†		20†		20†					
	Clear inactive-state		24†		20†					
Hold time, t _h	Select		10†		10†				ns	
	Data†		3†		0†					
Operating free-air temperature, T _A			-55		125		0		°C	

[†] Data includes the two serial inputs and the eight input/output data lines.

SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS299			SN74LS299			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH} High-level input voltage				2			2	V
V _{IL} Low-level input voltage				0.7			0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, Q _A thru Q _H	V _{CC} = MIN, V _{IH} = 2 V, Q _{A'} or Q _{H'}	I _I = -18 mA	2.4	3.2	2.4	3.1	V
V _{OH} High-level output voltage	Q _A thru Q _H	V _{CC} = MIN, V _{IL} = V _{IL} max, Q _{A'} or Q _{H'}	I _{OH} = MAX	2.5	3.4	2.7	3.4	V
V _{OL} Low-level output voltage	Q _A thru Q _H	V _{CC} = MIN, V _{IH} = 2 V, Q _{A'} or Q _{H'}	I _{OL} = 12 mA	0.25	0.4	0.25	0.4	V
		V _{IL} = V _{IL} max	I _{OL} = 24 mA			0.35	0.5	
		V _{IL} = V _{IL} max	I _{OL} = 4 mA	0.25	0.4	0.25	0.4	
		V _{IL} = V _{IL} max	I _{OL} = 8 mA			0.35	0.5	
I _{OZH} Off-state output current, high-level voltage applied	Q _A thru Q _H	V _{CC} = MAX, V _{IH} = 2 V, V _O = 2.7 V		40		40		μA
I _{OZL} Off-state output current, low-level voltage applied	Q _A thru Q _H	V _{CC} = MAX, V _{IH} = 2 V, V _O = 0.4 V		-400		-400		μA
I _I Input current at maximum input voltage	S0, S1	V _{CC} = MAX	V _I = 7 V	200		200		μA
	A thru H		V _I = 5.5 V	100		100		
	Any other		V _I = 7 V	100		100		
I _{IH} High-level input current	A thru H, S0, S1	V _{CC} = MAX	V _I = 2.7 V	40		40		μA
	Any other			20		20		
I _{IL} Low-level input current	S0, S1	V _{CC} = MAX	V _I = 0.4 V	-0.8		-0.8		mA
	Any other			-0.4		-0.4		
I _{OS} Short-circuit output current [§]	Q _A thru Q _H	V _{CC} = MAX		-30	-130	-30	-130	mA
	Q _{A'} or Q _{H'}			-20	-100	-20	-100	
I _{CC} Supply current		V _{CC} = MAX		33	53	33	53	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [¶]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			See Note 2	20	35		MHz
t _{PLH}	CLK	Q _{A'} or Q _{H'}	R _L = 2 kΩ, C _L = 15 pF	22	33		
t _{PHL}				26	39		ns
t _{PHL}				27	40		ns
t _{PLH}	CLK	Q _A thru Q _H	R _L = 665 Ω, C _L = 45 pF	17	25		
t _{PHL}				26	39		ns
t _{PHL}				26	40		ns
t _{PZH}	G1, G2	Q _A thru Q _H	R _L = 665 Ω, C _L = 5 pF	13	21		ns
t _{PZL}				19	30		
t _{PHZ}	G1, G2	Q _A thru Q _H	R _L = 665 Ω, C _L = 5 pF	10	20		ns
t _{PLZ}				10	15		

[¶]f_{max} = maximum clock frequency

t_{PLH} = propagation delay time, low-to-high-level output.

t_{PHL} = propagation delay time, high-to-low-level output

t_{PZH} = output enable time to high level

t_{PZL} = output enable time to low level

t_{PHZ} = output disable time from high level

t_{PLZ} = output disable time from low level



NOTE 2: For testing f_{max}, all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times.

Load circuits and voltage waveforms are shown in Section 1.

SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54S299			SN74S299			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V_{CC}			4.5	5	5.5	4.75	5	5.25	V	
High-level output current, I_{OH}			Q_A thru Q_H			-2	-6.5		mA	
			Q_A' or Q_H'			-0.5	-0.5			
Low-level output current, I_{OL}			Q_A thru Q_H			20	20		mA	
			Q_A' or Q_H'			6	6			
Clock frequency, f_{clock}			0	50		0	50		MHz	
Width of clock pulse, $t_W(\text{clock})$			Clock high	10	10				ns	
			Clock low	10	10					
Width of clear pulse, $t_W(\text{clear})$			Clear low	10	10				ns	
Setup time, t_{SU}			Select	15 \uparrow	15 \uparrow				ns	
			High-level data \ddagger	7 \uparrow	7 \uparrow					
			Low-level data \ddagger	5 \uparrow	5 \uparrow					
			Clear inactive-state	10 \uparrow	10 \uparrow					
Hold time, t_h			Select	5 \uparrow	5 \uparrow				ns	
			Data \ddagger	5 \uparrow	5 \uparrow					
Operating free-air temperature, T_A			-55	125		0	70		°C	

[†] Data includes the two serial inputs and the eight input/output data lines.

SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V_{IH} High-level input voltage			2			V
V_{IL} Low-level input voltage				0.8		V
V_{IK} Input clamp voltage		$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$		-1.2		V
V_{OH} High-level output voltage	Q_A thru Q_H	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$,	2.4	3.2		V
	Q_A' or Q_H'	$V_{IL} = 0.8 \text{ V}$, $I_{OH} = \text{MAX}$	2.7	3.4		V
V_{OL} Low-level output voltage		$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$,		0.5		V
I_{OZH} Off-state output current, high-level voltage applied	Q_A thru Q_H	$V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$, $V_O = 2.4 \text{ V}$		100		μA
				-250		μA
I_{OZL} Off-state output current, low-level voltage applied	Q_A thru Q_H	$V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$, $V_O = 0.5 \text{ V}$				μA
				-500		μA
I_I Input current at maximum input voltage		$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$		1		mA
I_{IH} High-level input current	A thru H , S_0 , S_1	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$		100		μA
	Any other			50		
I_{IL} Low-level input current	$\overline{\text{CLK}}$ or $\overline{\text{CLR}}$			-2		mA
	S_0 , S_1	$V_{CC} = \text{MAX}$, $V_I = 0.5 \text{ V}$		-500		μA
	Any other			-250		μA
I_{OS} Short-circuit output current [§]	Q_A thru Q_H	$V_{CC} = \text{MAX}$	-40	-100		mA
	Q_A' or Q_H'		-20	-100		mA
I_{CC} Supply current		$V_{CC} = \text{MAX}$	140	225		mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

[§] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER [¶]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}			See Note 2	50	70		MHz
t_{PLH}	CLK	Q_A' or Q_H'	$R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$	12	20		
t_{PHL}		Q_A thru Q_H		13	20		ns
t_{PHL}		Q_A' or Q_H'		14	21		ns
t_{PLH}	CLR	Q_A thru Q_H	$R_L = 280 \Omega$, $C_L = 45 \text{ pF}$	15	21		
t_{PHL}		Q_A' or Q_H'		15	21		ns
t_{PHL}		Q_A thru Q_H		16	24		ns
t_{PZH}	\overline{G}_1 , \overline{G}_2	Q_A thru Q_H	$R_L = 280 \Omega$, $C_L = 5 \text{ pF}$	10	18		
t_{PZL}		Q_A thru Q_H		12	18		ns
t_{PHZ}		Q_A thru Q_H		7	12		ns
t_{PLZ}	\overline{G}_1 , \overline{G}_2			7	12		

[¶] f_{max} = maximum clock frequency

t_{PLH} = Propagation delay time, low-to-high-level output

t_{PHL} = Propagation delay time, high-to-low-level output

t_{PZH} = output enable time to high level

t_{PZL} = output enable time to low level

t_{PHZ} = output disable time from high level

t_{PLZ} = output disable time from low level

NOTE 2: For testing f_{max} , all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times.

Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.