



## ADVANCE INFORMATION

## 8XC196NT CHMOS MICROCONTROLLER WITH 1 MBYTE LINEAR ADDRESS SPACE

- 20 MHz Operation
- High Performance CHMOS 16-Bit CPU
- Up to 32 Kbytes of On-Chip OTPROM
- Up to 1 Kbyte of On-Chip Register RAM
- Up to 512 Bytes of Internal RAM
- Register-Register Architecture
- 4 Channel/10-Bit A/D with Sample/Hold
- 37 Prioritized Interrupt Sources
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port
- Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port
- Selectable Bus Timing Modes for Flexible External Memory Interfacing
- Oscillator Fail Detection Circuitry
- High Speed Peripheral Transaction Server (PTS)
- Two Dedicated 16-Bit High-Speed Compare Registers
- 10 High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer/Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus (Programmable)
- Programmable Bus (HOLD/HLDA)
- 1.4  $\mu$ s 16 x 16 Multiply
- 2.4  $\mu$ s 32/16 Divide
- 68-Pin Package

Device	Pins/Package	OTPROM	Reg RAM	Code RAM	Address Space	I/O	EPA	A/D
8XC196NT	68P PLCC	32K	1K	512	1 Mbyte	56	10	4

X = 7 OTPROM Device

X = 0 ROMLESS

The 8XC196NT 16-bit microcontroller is a high performance member of the MCS® 96 microcontroller family. The 8XC196NT is an enhanced 8XC196KR device with 1 Mbyte of linear address space, 1000 bytes of register RAM, 512 bytes of internal RAM, 20 MHz operation and an optional 32 Kbytes of OTPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

Ten high-speed capture/compare modules are provided. As capture modules event times with 200 ns resolution can be recorded and generate interrupts. As compare modules events such as toggling of a port pin, starting an A/D conversion, pulse width modulation, and software timers can be generated. Events can be based on the timer or up/down counter.




Figure 1. 8XC196NT Block Diagram


## PROCESS INFORMATION

This device is manufactured on P629.5, a CHMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (order number 240800) for a description of Intel's thermal impedance test methodology.

Table 1. Thermal Characteristics

Package Type	$\theta_{JA}$	$\theta_{JC}$
PLCC	36.5°C/W	13°C/W



**EXAMPLE:** N87C196NT is 68-Lead PLCC OTPROM.

For complete package dimensional data, refer to the Intel Packaging Handbook (Order Number 240800).


Figure 2. The 8XC196NT Family Nomenclature

8XC196NT Memory Map

Address (Note 7)	Description	
FFFFFFH FFA000H	External Memory	
FF9FFFH FF2080H	Internal OTPROM or External Memory (Determined by $\overline{EA}$ Pin) RESET at FF2080H	
FF207FH FF2000H	Reserved Memory (Internal OTPROM or External Memory) (Determined by $\overline{EA}$ Pin)	
FF1FFFH FF0600H	External Memory	
FF05FFFH FF0400H	Internal RAM (Identically Mapped into 00400H–005FFFH)	
FF03FFFH FF0100H	External Memory	
FF00FFFH FF0000H	Reserved for ICE	
FEFFFFH 100000H	External Memory for future devices	
FFFFFH 00A000H	984 Kbytes External Memory	
009FFFH 002080H	Internal OTPROM or External Memory (Note 1)	
00207FH 002000H	Reserved Memory (Internal OTPROM or External Memory) (Notes 1, 3, and 6)	
001FFFH 001FE0H	Memory Mapped Special Function Registers (SFR's)	
001FDFH 001F00H	Internal Special Function Registers (SFR's) (Note 5)	
001EFFH 000600H	External Memory	
0005FFFH 000400H	Internal RAM (Address with Indirect or Indexed Modes)	
0003FFFH  000100H	Register RAM	Upper Register File (Address with Indirect or Indexed Modes or through Windows.) (Note 2)
0000FFFH 000018H	Register RAM	
000017H 000000H	CPU SFR's	Lower Register File (Address with Direct, Indirect, or Indexed Modes.) (Notes 2, 4)

**NOTES:**

- These areas are mapped internal OTPROM if the REMAP bit (CCB2.2) is set and  $\overline{EA} = 5V$ . Otherwise they are external memory.
- Code executed in locations 00000H to 003FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must be written with 0.
- Refer to 8XC196NT User's Guide and Quick Reference for SFR descriptions.
- WARNING:** The contents or functions of reserved memory locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.
- The 8XC196NT internally uses 24 bit address, but only 20 address lines are bonded out allowing 1 Mbyte external address space.



272267-3

Figure 3. 68-Pin PLCC Package Diagram

## PIN DESCRIPTIONS

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (+ 5V).
V <sub>SS</sub> , V <sub>SS1</sub> , V <sub>SS1</sub>	Digital circuit ground (0V). There are multiple V <sub>SS</sub> pins, all of which MUST be connected.
V <sub>REF</sub>	Reference for the A/D converter (+ 5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
V <sub>pp</sub>	Programming voltage for the OTPROM parts. It should be + 12.5V for programming. It is also the timing pin for the return from powerdown circuit. Connect to V <sub>CC</sub> if powerdown not being used.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V <sub>SS</sub> .
XTAL1	Input of the oscillator inverter and the internal clock generator.
XTAL2	Output of the oscillator inverter.
P2.7/CLKOUT	Output of the internal clock generator. The frequency is 1/2 the oscillator frequency. It has a 50% duty cycle. Also LSIO pin.
RESET	Reset input to and open-drain output from the chip. RESET has an internal pullup.
P5.7/BUSWIDTH	Input for bus width selection. If CCR bit 1 is a one and CCR1 bit 2 is a one, this pin dynamically controls the Buswidth of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs, if BUSWIDTH is high, a 16-bit cycle occurs. If CCR bit 1 is "0" and CCR1 bit 2 is "1", all bus cycles are 8-bit, if CCR bit 1 is "1" and CCR1 bit 2 is "0", all bus cycles are 16-bit. CCR bit 1 = "0" and CCR1 bit 2 = "0" is illegal. Also an LSIO pin when not used as BUSWIDTH.
NMI	A positive transition causes a non maskable interrupt vector through memory location 203EH.
P5.1/INST/SLPCS	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is active only during external memory fetches, during internal OTPROM fetches INST is held low. Also LSIO when not INST. SLPCS is the Slave Port Chip Select.
EA	Input for memory select (External Access). EA equal to a high causes memory accesses to locations 0FF2000H through 0FF9FFFH to be directed to on-chip OTPROM. EA equal to a low causes accesses to these locations to be directed to off-chip memory. EA = + 12.5V causes execution to begin in the Programming Mode. EA is latched at reset.
HOLD	Bus Hold Input requesting control of the bus.
HLDA	Bus Hold acknowledge output indicating release of the bus.
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.
P5.0/ALE/ADV/ SLPADDR/ SLPALE	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive (high) at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is active only during external memory accesses. Also LSIO when not used as ALE. SLPADDR is the Slave Port Address Control Input and SLPALE is the Slave Port Address Latch Enable Input.
P5.3/RD/SLPRD	Read signal output to external memory. RD is active only during external memory reads or LSIO when not used as RD. SLPRD is the Slave Port Read Control Input.



## PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
P5.2/ $\overline{\text{WR}}$ / $\overline{\text{WRL}}$ / $\overline{\text{SLPWR}}$	Write and Write Low output to external memory, as selected by the CCR, $\overline{\text{WR}}$ will go low for every external write, while $\overline{\text{WRL}}$ will go low only for external writes where an even byte is being written. $\overline{\text{WR}}$ / $\overline{\text{WRL}}$ is active during external memory writes. Also an LSIO pin when not used as $\overline{\text{WR}}$ / $\overline{\text{WRL}}$ . $\overline{\text{SLPWR}}$ is the Slave Port Write Control Input
P5.5/ $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$	Byte High Enable or Write High output, as selected by the CCR. $\overline{\text{BHE}} = 0$ selects the bank of memory that is connected to the high byte of the data bus. $\text{A0} = 0$ selects that bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only ( $\text{A0} = 0$ , $\overline{\text{BHE}} = 1$ ), to the high byte only ( $\text{A0} = 1$ , $\overline{\text{BHE}} = 0$ ) or both bytes ( $\text{A0} = 0$ , $\overline{\text{BHE}} = 0$ ). If the $\overline{\text{WRH}}$ function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$ is only valid during 16-bit external memory read/write cycles. Also an LSIO pin when not $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$ .
P5.6/ $\overline{\text{READY}}$	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of $\overline{\text{CLKOUT}}$ , the memory controller goes into a wait state mode until the next positive transition in $\overline{\text{CLKOUT}}$ occurs with $\overline{\text{READY}}$ high. When external memory is not used, $\overline{\text{READY}}$ has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO pin when $\overline{\text{READY}}$ is not selected.
P5.4/ $\overline{\text{SLPINT}}$	Dual function I/O pin. As a bidirectional port pin or as a system function. The system function is a Slave Port Interrupt Output Pin.
P6.2/ $\overline{\text{T1CLK}}$	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a $\overline{\text{TIMER1}}$ Clock input. The $\overline{\text{TIMER1}}$ will increment or decrement on both positive and negative edges of this pin.
P6.3/ $\overline{\text{T1DIR}}$	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a $\overline{\text{TIMER1}}$ Direction input. The $\overline{\text{TIMER1}}$ will increment when this pin is high and decrements when this pin is low.
PORT1/ $\overline{\text{EPA0-7}}$ P6.0-6.1/ $\overline{\text{EPA8-9}}$	Dual function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare. $\overline{\text{EPA0}}$ and $\overline{\text{EPA2}}$ have yet another function of $\overline{\text{T2CLK}}$ and $\overline{\text{T2DIR}}$ of the $\overline{\text{TIMER2}}$ timer/counter.
PORT 0/ $\overline{\text{ACH4-7}}$	4-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to OTPROM parts to select the Programming Mode.
P6.3-6.7/ $\overline{\text{SSIO}}$	Dual function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability.
PORT 2	8-bit multi-functional port. All of its pins are shared with other functions.
PORT 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
EPORT	8-bit bidirectional standard and I/O port. These bits are shared with the extended address bus, $\overline{\text{A16-A19}}$ . Pin function is selected on a per pin basis.
$\overline{\text{INTOUT}}$	Interrupt Output. This active-low output indicates that a pending interrupt requires use of the external bus.
$\overline{\text{SLP0-SLP7}}$	Slave Port Address/Data Bus

**ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature ..... -60°C to +150°C  
 Voltage from  $V_{PP}$  or  $\overline{EA}$  to  
 $V_{SS}$  or  $ANGND$  ..... -0.5V to +13.0V  
 Voltage from Any Other Pin  
 to  $V_{SS}$  or  $ANGND$  ..... -0.5 to +7.0V  
*This includes  $V_{PP}$  on ROM and CPU devices.*  
 Power Dissipation.....0.5W

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
$T_A$	Ambient Temperature Under Bias	0	+70	°C
$V_{CC}$	Digital Supply Voltage	4.50	5.50	V
$V_{REF}$	Analog Supply Voltage	4.50	5.50	V
$F_{OSC}$	Oscillator Frequency	4	20	MHz (Note 4)

**NOTE:**

$ANGND$  and  $V_{SS}$  should be nominally at the same potential.

**DC CHARACTERISTICS** (Under Listed Operating Conditions)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$I_{CC}$	$V_{CC}$ Supply Current			90	mA	XTAL1 = 20 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$ (While device in Reset)
$I_{REF}$	A/D Reference Supply Current			5	mA	
$I_{IDLE}$	Idle Mode Current			40	mA	XTAL1 = 20 MHz, $V_{CC} = V_{PP} = V_{REF} = 5.5V$
$I_{PD}$	Powerdown Mode Current <sup>(6)</sup>		50	75	μA	$V_{CC} = V_{PP} = V_{REF} = 5.5V^{(11)}$
$V_{IL}$	Input Low Voltage (all pins)	-0.5V		0.3 $V_{CC}$	V	For PORT0 <sup>(10)</sup>
$V_{IH}$	Input High Voltage	0.7 $V_{CC}$		$V_{CC} + 0.5$	V	For PORT0 <sup>(10)</sup>
$V_{IH1}$	Input High Voltage XTAL1	0.7 $V_{CC}$		$V_{CC} + 0.5$	V	XTAL1 Input Pin Only <sup>(1)</sup>
$V_{IH2}$	Input High Voltage on RESET	0.7 $V_{CC}$		$V_{CC} + 0.5$	V	RESET input pin only
$V_{OL}$	Output Low Voltage (Outputs Configured as Complementary)			0.3 0.45 1.5	V V V	$I_{OL} = 200 \mu A^{(3,5)}$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 7.0 \text{ mA}$
$V_{OH}$	Output High Voltage (Outputs Configured as Complementary)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V V V	$I_{OH} = -200 \mu A^{(3,5)}$ $I_{OH} = -3.2 \text{ mA}$ $I_{OH} = -7.0 \text{ mA}$
$I_{LI}$	Input Leakage Current (Std. Inputs)			±10	μA	$V_{SS} < V_{IN} < V_{CC}$
$I_{LI1}$	Input Leakage Current (Port 0)			±3	μA	$V_{CC} < V_{IN} < V_{REF}$
$I_{IL}$	Logical 0 Input Current			-70	μA	$V_{IN} = 0.45V^{(1)}$



DC CHARACTERISTICS (Under Listed Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
VOL1	Output Low Voltage in RESET			0.8	V	(Note 7)
VOH1	SLPINT (P5.4) and HLDA (P2.6) Output High Voltage in RESET	2.0			V	I <sub>OH</sub> = 0.8 mA <sup>(7)</sup>
VOH2	Output High Voltage in RESET	V <sub>CC</sub> - 1V			V	I <sub>OH</sub> = -6 μA <sup>(1)</sup>
C <sub>S</sub>	Pin Capacitance (Any pin to V <sub>SS</sub> )			10	pF	f <sub>test</sub> = 1.0 MHz
R <sub>WPU</sub>	Weak Pullup Resistance		150K		Ω	(Note 6)
R <sub>RST</sub>	Reset Pullup	65K		180K	Ω	

- NOTES:**
- 1. All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to their not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5, Port6 and EPORT except SLPINT (P5.4) and HLDA (P2.6).
  - 2. Standard input pins include XTAL1,  $\overline{EA}$ , RESET, and Port 1/2/5/6 and EPORT when setup as inputs.
  - 3. All bidirectional I/O pins when configured as Outputs (Push/Pull).
  - 4. Device is static and should operate below 1 Hz, but only tested down to 4 MHz.
  - 5. Maximum I<sub>OL</sub>/I<sub>OH</sub> currents per pin will be characterized and published at a later date.
  - 6. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and V<sub>REF</sub> = V<sub>CC</sub> = 5.5V.
  - 7. Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).
  - 8. TBD = To Be Determined.
  - 9. Pullup present during return from powerdown condition.
  - 10. When P0 is used as analog inputs, refer to A/D specifications.
  - 11. For temperatures < 100°C typical is 10 μA.





8XC196NT ADDITIONAL BUS TIMING MODES

The 8XC196NT device has 3 additional bus timing modes for external memory interfacing.

MODE 3:

Mode 3 is the standard timing mode. Use this mode for systems that emulate the 8XC196KR bus timings.

MODE 0:

Mode 0 is the standard timing mode, but 1 (minimum) wait state is always inserted in external bus cycles.

MODE 1:

Mode 1 is the long R/W mode. This mode advances  $\overline{RD}$  and  $\overline{WR}$  signals by 1  $T_{OSC}$  creating a 2  $T_{OSC}$   $\overline{RD}/\overline{WR}$  low time. ALE is also advanced by 0.5  $T_{OSC}$  but ALE high time remains 1  $T_{OSC}$ .

MODE 2:

Mode 2 is the long R/W mode with Early Address. Mode 2 is similar to Mode 1 with respect to  $\overline{RD}$ ,  $\overline{WR}$ , and ALE signals. Additionally, the address is output on the bus 0.5  $T_{OSC}$  earlier in the bus cycle.




Figure 4. Detailed MODE 1, 2, 3, Comparison



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by “T” for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:	Signals:	
H—High	A—Address	HA— $\overline{\text{HLDA}}$
L—Low	B— $\overline{\text{BHE}}$	L— $\text{ALE/ADV}$
V—Valid	BR— $\overline{\text{BREQ}}$	Q—Data Out
X—No Longer Valid	C—CLKOUT	RD— $\overline{\text{RD}}$
Z—Floating	D—DATA	W— $\overline{\text{WR/WRH/WRI}}$
	G—Buswidth	X—XTAL1
	H— $\overline{\text{HOLD}}$	Y—READY

BUS MODE 0 and 3—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196NT.

Symbol	Parameter	Min	Max	Units
T <sub>AVV</sub>	Address Valid to Ready Setup		2 T <sub>OSC</sub> – 75	ns <sup>(3)</sup>
T <sub>LYH</sub>	Non READY Time	No Upper Limit		ns
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> – 30	ns <sup>(1)</sup>
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2 T <sub>OSC</sub> – 75	ns <sup>(2, 3)</sup>
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		T <sub>OSC</sub> – 60	ns <sup>(2, 3)</sup>
T <sub>CLGX</sub>	BUSWIDTH Hold after CLKOUT Low	0		ns
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3 T <sub>OSC</sub> – 55	ns <sup>(2)</sup>
T <sub>RLDV</sub>	$\overline{\text{RD}}$ active to input Data Valid		T <sub>OSC</sub> – 30	ns <sup>(2)</sup>
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> – 60	ns
T <sub>RHDZ</sub>	End of $\overline{\text{RD}}$ to Input Data Float		T <sub>OSC</sub>	ns
T <sub>RHDX</sub>	Data Hold after $\overline{\text{RD}}$ High	0		ns

NOTES:

- 1. If Max is exceeded, additional wait states will occur.
- 2. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states.
- 3. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add 2 T<sub>OSC</sub> to the specification.

# 8XC196NT



## BUS MODE 0 and 3—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The 8XC196NT will meet these specifications


Symbol	Parameter	Min	Max	Units
F <sub>XTAL</sub>	Frequency on XTAL1	4.0	20	MHz <sup>(1)</sup>
T <sub>OSC</sub>	XTAL1 Period (1/F <sub>XTAL</sub> )	50	250	ns
T <sub>XHCH</sub>	XTAL1 High to CLKOUT High or Low	+ 20	110	ns
T <sub>OFD</sub>	Clock Failure to Reset Pulled Low <sup>(6)</sup>	4	40	μs
T <sub>CLCL</sub>	CLKOUT Period	2 T <sub>OSC</sub>		ns
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 30	ns
T <sub>CLLH</sub>	CLKOUT Low to ALE/ $\overline{ADV}$ High	- 10	+ 15	ns
T <sub>LLCH</sub>	ALE/ $\overline{ADV}$ Low to CLKOUT High	- 25	+ 15	ns
T <sub>LHLH</sub>	ALE/ $\overline{ADV}$ Cycle Time	4 T <sub>OSC</sub>		ns <sup>(5)</sup>
T <sub>LHLL</sub>	ALE/ $\overline{ADV}$ High Time	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 10	ns
T <sub>AVLL</sub>	Address Valid to ALE Low	T <sub>OSC</sub> - 15		ns
T <sub>LLAX</sub>	Address Hold After ALE/ $\overline{ADV}$ Low	T <sub>OSC</sub> - 40		ns
T <sub>LLRL</sub>	ALE/ $\overline{ADV}$ Low to $\overline{RD}$ Low	T <sub>OSC</sub> - 40		ns
T <sub>RLCL</sub>	$\overline{RD}$ Low to CLKOUT Low	- 5	+ 35	ns
T <sub>RLRH</sub>	$\overline{RD}$ Low Period	T <sub>OSC</sub> - 5		ns <sup>(5)</sup>
T <sub>RHLH</sub>	$\overline{RD}$ High to ALE/ $\overline{ADV}$ High	T <sub>OSC</sub>	T <sub>OSC</sub> + 25	ns <sup>(3)</sup>
T <sub>RLAZ</sub>	$\overline{RD}$ Low to Address Float		+ 5	ns
T <sub>LLWL</sub>	ALE/ $\overline{ADV}$ Low to $\overline{WR}$ Low	T <sub>OSC</sub> - 10		ns
T <sub>CLWL</sub>	CLKOUT Low to $\overline{WR}$ Low	- 10	+ 25	ns
T <sub>QVWH</sub>	Data Valid before $\overline{WR}$ High	T <sub>OSC</sub> - 23		ns
T <sub>CHWH</sub>	CLKOUT High to $\overline{WR}$ High	- 10	+ 15	ns
T <sub>WLWH</sub>	$\overline{WR}$ Low Period	T <sub>OSC</sub> - 30		ns <sup>(5)</sup>
T <sub>WHQX</sub>	Data Hold after $\overline{WR}$ High	T <sub>OSC</sub> - 35		ns
T <sub>WHLH</sub>	$\overline{WR}$ High to ALE/ $\overline{ADV}$ High	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 15	ns <sup>(3)</sup>
T <sub>WHBX</sub>	$\overline{BHE}$ , INST Hold after $\overline{WR}$ High	T <sub>OSC</sub> - 10		ns
T <sub>WHAX</sub>	AD8-15 Hold after $\overline{WR}$ High	T <sub>OSC</sub> - 30		ns <sup>(4)</sup>
T <sub>RHBX</sub>	$\overline{BHE}$ , INST Hold after $\overline{RD}$ High	T <sub>OSC</sub> - 10		ns
T <sub>RHAX</sub>	AD8-15 Hold after $\overline{RD}$ High	T <sub>OSC</sub> - 30		ns <sup>(4)</sup>

### NOTES:

1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T<sub>OSC</sub> to specification.
6. T<sub>OFD</sub> is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. NT/NQ customer QROM codes need to equate location 2016H to the value 0CDEH if the oscillator fail detect (OFD) function is desired. Intel manufacturing uses location 2016H as a flag to determine whether or not to program the Clock Detect Enable (CDE) bit. Programming the CDE bit



BUS MODE 0 and 3—8XC196NT SYSTEM BUS TIMING





The diagram illustrates the timing relationships for the 68000 microprocessor. The signals and their timing parameters are as follows:

- XTAL1**: Oscillator signal with period  $T_{OSC}$ .
- CLKOUT**: Clock output signal with high pulse width  $T_{XHCH}$ .
- ALE**: Address Latch Enable signal with low-to-low high  $T_{LLH}$  and low-to-low low  $T_{LLCH}$ .
- READY**: Ready signal with low-to-low high  $T_{OLYX}$  (MIN) and low-to-low low  $T_{OLYX}$  (MAX).
- R $\overline{D}$** : Read strobe signal with low-to-low high  $T_{RLRH} + 2 T_{OSC}^*$ .
- BUS READ**: Bus read operation showing ADDRESS OUT and DATA IN phases.
- W $\overline{R}$** : Write strobe signal with low-to-low high  $T_{RLWH} + 2 T_{OSC}^*$ .
- BUS WRITE**: Bus write operation showing ADDRESS OUT and DATA OUT phases.

The timing parameters are defined as follows:

- $T_{OSC}$ : Oscillator period.
- $T_{XHCH}$ : Clock output high pulse width.
- $T_{LLH}$ : Address Latch Enable low-to-low high.
- $T_{LLCH}$ : Address Latch Enable low-to-low low.
- $T_{OLYX}$  (MIN): Ready low-to-low high.
- $T_{OLYX}$  (MAX): Ready low-to-low low.
- $T_{AVDV} + 2 T_{OSC}^*$ : Address valid to read strobe low-to-low high.
- $T_{RLRH} + 2 T_{OSC}^*$ : Read strobe low-to-low high.
- $T_{RLWH} + 2 T_{OSC}^*$ : Write strobe low-to-low high.
- $T_{QVWH} + 2 T_{OSC}^*$ : Data valid to write strobe low-to-low high.
- $T_{RHDX}$ : Read data hold time.

\*If mode 0 selected, one wait state is always added. If additional wait states are required, add  $2 T_{OSC}$  to these specifications.

The diagram shows the timing of several signals during a bus write operation:

- XTAL1**: A periodic square wave with period  $T_{osc}$ .
- CLKOUT**: A square wave that is high during the first half of the XTAL1 period and low during the second half.
- ALE**: A pulse that occurs at the start of the first XTAL1 period. Its width is  $T_{LLGV}^*$ .
- BUSWIDTH**: A signal that is high during the first half of the XTAL1 period and low during the second half. It is labeled "VALID" during the high period.
- BUS WRITE**: A signal that is high during the first half of the XTAL1 period and low during the second half. It is labeled "ADDRESS OUT" during the high period and "DATA OUT" during the low period. Its width is  $T_{AVGV}^*$ .
- T\_CLGX**: A timing parameter indicating the delay between the falling edge of ALE and the falling edge of CLKOUT.

\*If mode 0 selected, add 2  $T_{osc}$  to these specifications.

272267-7



**BUS MODE 1—AC CHARACTERISTICS** (Over Specified Operating Conditions)  
Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196NT.

Symbol	Parameter	Min	Max	Units
T <sub>AVV</sub>	Address Valid to Ready Setup		2 T <sub>OSC</sub> – 75	ns
T <sub>LYH</sub>	Non READY Time	No Upper Limit		ns
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> – 30	ns <sup>(1)</sup>
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2 T <sub>OSC</sub> – 75	ns
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		1.5 T <sub>OSC</sub> – 60	ns
T <sub>CLGX</sub>	BUSWIDTH Hold after CLKOUT Low	0		ns
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3 T <sub>OSC</sub> – 60	ns <sup>(2)</sup>
T <sub>RLDV</sub>	$\overline{RD}$ active to input Data Valid		2 T <sub>OSC</sub> – 44	ns <sup>(2)</sup>
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> – 60	ns
T <sub>RHDZ</sub>	End of $\overline{RD}$ to Input Data Float		T <sub>OSC</sub>	ns
T <sub>RHDX</sub>	Data Hold after $\overline{RD}$ High	0		ns

- NOTES:**  
1. If Max is exceeded, additional wait states will occur.  
2. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states.

# 8XC196NT



## BUS MODE 1—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The 8XC196NT will meet these specifications

Symbol	Parameter	Min	Max	Units
$F_{XTAL}$	Frequency on XTAL1	8.0	20	MHz <sup>(1)</sup>
$T_{OSC}$	XTAL1 Period (1/ $F_{XTAL}$ )	50	125	ns
$T_{XHCH}$	XTAL1 High to CLKOUT High or Low	+ 20	110	ns
$T_{CLCL}$	CLKOUT Period	$2 T_{OSC}$		ns
$T_{CHCL}$	CLKOUT High Period	$T_{OSC} - 10$	$T_{OSC} + 27$	ns
$T_{CHLH}$	CLKOUT HIGH to ALE/ $\overline{ADV}$ High	$0.5 T_{OSC} - 15$	$0.5 T_{OSC} + 15$	ns
$T_{CLLL}$	CLKOUT LOW to ALE/ $\overline{ADV}$ Low	$0.5 T_{OSC} - 25$	$0.5 T_{OSC} + 15$	ns
$T_{LHLH}$	ALE/ $\overline{ADV}$ Cycle Time	$4 T_{OSC}$		ns <sup>(5)</sup>
$T_{LHLL}$	ALE/ $\overline{ADV}$ High Time	$T_{OSC} - 20$	$T_{OSC} + 10$	ns
$T_{AVLL}$	Address Valid to ALE Low	$0.5 T_{OSC} - 20$		ns
$T_{LLAX}$	Address Hold After ALE/ $\overline{ADV}$ Low	$0.5 T_{OSC} - 25$		ns
$T_{LLRL}$	ALE/ $\overline{ADV}$ Low to $\overline{RD}$ Low	$0.5 T_{OSC} - 15$		ns
$T_{RLCL}$	$\overline{RD}$ Low to CLKOUT Low	$T_{OSC} - 10$	$T_{OSC} + 30$	ns
$T_{RLRH}$	$\overline{RD}$ Low Period	$2 T_{OSC} - 20$		ns <sup>(5)</sup>
$T_{RHLH}$	$\overline{RD}$ High to ALE/ $\overline{ADV}$ High	$0.5 T_{OSC}$	$0.5 T_{OSC} + 25$	ns <sup>(3)</sup>
$T_{RLAZ}$	$\overline{RD}$ Low to Address Float		+ 5	ns
$T_{LLWL}$	ALE/ $\overline{ADV}$ Low to $\overline{WR}$ Low	$0.5 T_{OSC} - 10$		ns
$T_{CLWL}$	CLKOUT Low to $\overline{WR}$ Low	$T_{OSC} - 15$	$T_{OSC} + 25$	ns
$T_{QVWH}$	Data Valid before $\overline{WR}$ High	$2 T_{OSC} - 23$		ns
$T_{CHWH}$	CLKOUT High to $\overline{WR}$ High	- 10	+ 15	ns
$T_{WLWH}$	$\overline{WR}$ Low Period	$2 T_{OSC} - 15$		ns <sup>(5)</sup>
$T_{WHQX}$	Data Hold after $\overline{WR}$ High	$0.5 T_{OSC} - 12$		ns
$T_{WHLH}$	$\overline{WR}$ High to ALE/ $\overline{ADV}$ High	$0.5 T_{OSC} - 10$	$0.5 T_{OSC} + 15$	ns <sup>(3)</sup>
$T_{WHBX}$	BHE Hold after $\overline{WR}$ High	$T_{OSC} - 15$		ns
$T_{WHIX}$	INST Hold after $\overline{WR}$ High	$0.5 T_{OSC} - 15$		
$T_{WHAX}$	AD8-15 Hold after $\overline{WR}$ High	$0.5 T_{OSC} - 30$		ns <sup>(4)</sup>
$T_{RHBX}$	BHE Hold after $\overline{RD}$ High	$T_{OSC} - 32$		ns
$T_{RHIX}$	INST Hold after $\overline{RD}$ High	$0.5 T_{OSC} - 32$		
$T_{RHAX}$	AD8-15 Hold after $\overline{RD}$ High	$0.5 T_{OSC} - 30$		ns <sup>(4)</sup>

### NOTES:


1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add  $2 T_{OSC} \times n$ , where  $n$  = number of wait states.








MODE 1—8XC196NT READY TIMINGS (ONE WAIT STATE)



MODE 1—8XC196NT BUSWIDTH TIMINGS





**BUS MODE 2—AC CHARACTERISTICS** (Over Specified Operating Conditions)  
Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196NT.

Symbol	Parameter	Min	Max	Units
T <sub>AVYV</sub>	Address Valid to Ready Setup		2.5 T <sub>OSC</sub> – 75	ns
T <sub>YLYH</sub>	Non READY Time	No Upper Limit		ns
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> – 30	ns <sup>(1)</sup>
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2.5 T <sub>OSC</sub> – 75	ns
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		1.5 T <sub>OSC</sub> – 60	ns
T <sub>CLGX</sub>	BUSWIDTH Hold after CLKOUT Low	0		ns
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3.5 T <sub>OSC</sub> – 55	ns <sup>(2)</sup>
T <sub>RLDV</sub>	$\overline{RD}$ active to input Data Valid		2 T <sub>OSC</sub> – 44	ns <sup>(2)</sup>
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> – 60	ns
T <sub>RHDZ</sub>	End of $\overline{RD}$ to Input Data Float		0.5 T <sub>OSC</sub>	ns
T <sub>RHDX</sub>	Data Hold after $\overline{RD}$ High	0		ns

**NOTES:**  
1. If Max is exceeded, additional wait states will occur.  
2. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states.

# 8XC196NT



## BUS MODE 2—AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The 8XC196NT will meet these specifications

Symbol	Parameter	Min	Max	Units
F <sub>XTAL</sub>	Frequency on XTAL1	8.0	20	MHz <sup>(1)</sup>
T <sub>OSC</sub>	XTAL1 Period (1/F <sub>XTAL</sub> )	50	125	ns
T <sub>XHCH</sub>	XTAL1 High to CLKOUT High or Low	+ 20	+ 85	ns
T <sub>CLCL</sub>	CLKOUT Period	2 T <sub>OSC</sub>		ns
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 27	ns
T <sub>CHLH</sub>	CLKOUT HIGH to ALE/ $\overline{\text{ADV}}$ High	0.5 T <sub>OSC</sub> - 15	0.5 T <sub>OSC</sub> + 15	ns
T <sub>CLLL</sub>	CLKOUT LOW to ALE/ $\overline{\text{ADV}}$ Low	0.5 T <sub>OSC</sub> - 25	0.5 T <sub>OSC</sub> + 15	ns
T <sub>LHLH</sub>	ALE/ $\overline{\text{ADV}}$ Cycle Time	4 T <sub>OSC</sub>		ns <sup>(5)</sup>
T <sub>LHLL</sub>	ALE/ $\overline{\text{ADV}}$ High Time	T <sub>OSC</sub> - 20	T <sub>OSC</sub> + 10	ns
T <sub>AVLL</sub>	Address Valid to ALE Low	T <sub>OSC</sub> - 15		ns
T <sub>LLAX</sub>	Address Hold After ALE/ $\overline{\text{ADV}}$ Low	0.5 T <sub>OSC</sub> - 20		ns
T <sub>LLRL</sub>	ALE/ $\overline{\text{ADV}}$ Low to $\overline{\text{RD}}$ Low	0.5 T <sub>OSC</sub> - 15		ns
T <sub>RLCL</sub>	$\overline{\text{RD}}$ Low to CLKOUT Low	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 30	ns
T <sub>RLRH</sub>	$\overline{\text{RD}}$ Low Period	2 T <sub>OSC</sub> - 20		ns <sup>(5)</sup>
T <sub>RHLH</sub>	$\overline{\text{RD}}$ High to ALE/ $\overline{\text{ADV}}$ High	0.5 T <sub>OSC</sub> - 5	0.5 T <sub>OSC</sub> + 25	ns <sup>(3)</sup>
T <sub>RLAZ</sub>	$\overline{\text{RD}}$ Low to Address Float		+ 5	ns
T <sub>LLWL</sub>	ALE/ $\overline{\text{ADV}}$ Low to $\overline{\text{WR}}$ Low	0.5 T <sub>OSC</sub> - 10		ns
T <sub>CLWL</sub>	CLKOUT Low to $\overline{\text{WR}}$ Low	T <sub>OSC</sub> - 22	T <sub>OSC</sub> + 25	ns
T <sub>QVWH</sub>	Data Valid before $\overline{\text{WR}}$ High	2 T <sub>OSC</sub> - 25		ns
T <sub>CHWH</sub>	CLKOUT High to $\overline{\text{WR}}$ High	- 10	+ 15	ns
T <sub>WLWH</sub>	$\overline{\text{WR}}$ Low Period	2 T <sub>OSC</sub> - 20		ns <sup>(5)</sup>
T <sub>WHQX</sub>	Data Hold after $\overline{\text{WR}}$ High	0.5 T <sub>OSC</sub> - 12		ns
T <sub>WHLH</sub>	$\overline{\text{WR}}$ High to ALE/ $\overline{\text{ADV}}$ High	0.5 T <sub>OSC</sub> - 10	0.5 T <sub>OSC</sub> + 10	ns <sup>(3)</sup>
T <sub>WHBX</sub>	$\overline{\text{BHE}}$ Hold after $\overline{\text{WR}}$ High	T <sub>OSC</sub> - 15		ns
T <sub>WHIX</sub>	INST Hold after $\overline{\text{WR}}$ High	0.5 T <sub>OSC</sub> - 15		
T <sub>WHAX</sub>	AD8-15 Hold after $\overline{\text{WR}}$ High	0.5 T <sub>OSC</sub> - 30		ns <sup>(4)</sup>
T <sub>RHBX</sub>	$\overline{\text{BHE}}$ Hold after $\overline{\text{RD}}$ High	T <sub>OSC</sub> - 32		ns
T <sub>RHIX</sub>	INST Hold after $\overline{\text{RD}}$ High	0.5 T <sub>OSC</sub> - 32		
T <sub>RHAX</sub>	AD8-15 Hold after $\overline{\text{RD}}$ High	0.5 T <sub>OSC</sub> - 30		ns <sup>(4)</sup>


### NOTES:

1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states.






MODE 2—8XC196NT READY TIMINGS (ONE WAIT STATE)



MODE 2—8XC196NT BUSWIDTH TIMINGS






**BUS MODE 0, 1, 2, and 3—HOLD/HLDA TIMINGS** (Over Specified Operation Conditions)  
Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

Symbol	Parameter	Min	Max	Units
$T_{HVCH}$	HOLD Setup Time	+ 65		ns <sup>(1)</sup>
$T_{CLHAL}$	CLKOUT Low to HLDA Low	- 15	+ 15	ns
$T_{CLBRL}$	CLKOUT Low to $\overline{BREQ}$ Low	- 15	+ 15	ns
$T_{HALAZ}$	HLDA Low to Address Float		+ 25	ns
$T_{HALBZ}$	HLDA Low to $\overline{BHE}$ , INST, $\overline{RD}$ , $\overline{WR}$ Weakly Driven		+ 25	ns
$T_{CLHAH}$	CLKOUT Low to HLDA High	- 25	+ 15	ns
$T_{CLBRH}$	CLKOUT Low to $\overline{BREQ}$ High	- 25	+ 25	ns
$T_{HAHAX}$	HLDA High to Address No Longer Float	- 15		ns
$T_{HAHBV}$	HLDA High to $\overline{BHE}$ , INST, $\overline{RD}$ , $\overline{WR}$ Valid	- 10		ns

**NOTE:**  
1. To guarantee recognition at next clock.

**8XC196NT HOLD/HLDA TIMINGS**




8XC196NT



AC CHARACTERISTICS—SLAVE PORT

SLAVE PORT WAVEFORM—(SLPL = 0)




SLAVE PORT TIMING—(SLPL = 0)

Symbol	Parameter	Min	Max	Units
T <sub>SAVWL</sub>	Address Valid to $\overline{WR}$ Low	50		ns
T <sub>SRHAV</sub>	$\overline{RD}$ High to Address Valid	60		ns
T <sub>SRLRH</sub>	$\overline{RD}$ Low Period	T <sub>OSC</sub>		ns
T <sub>SWLWH</sub>	$\overline{WR}$ Low Period	T <sub>OSC</sub>		ns
T <sub>SRLDV</sub>	$\overline{RD}$ Low to Output Data Valid		60	ns
T <sub>SDVWH</sub>	Input Data Setup to $\overline{WR}$ High	20		ns
T <sub>SWHQX</sub>	$\overline{WR}$ High to Data Invalid	30		ns
T <sub>SRHDZ</sub>	$\overline{RD}$ High to Data Float	15		ns

- NOTES:
1. Test Conditions: F<sub>OSC</sub> = 20 MHz, T<sub>OSC</sub> = 50 ns. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
  2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
  3. Specifications above are advanced information and are subject to change.

### AC CHARACTERISTICS—SLAVE PORT (Continued)

**SLAVE PORT WAVEFORM—(SLPL = 1)**



### SLAVE PORT TIMING—(SLPL = 1)

Symbol	Parameter	Min	Max	Units
T <sub>SELL</sub>	$\overline{CS}$ Low to ALE Low	20		ns
T <sub>SRHEH</sub>	$\overline{RD}$ or $\overline{WR}$ High to $\overline{CS}$ High	60		ns
T <sub>SLLRL</sub>	ALE Low to $\overline{RD}$ Low	T <sub>OSC</sub>		ns
T <sub>SRLRH</sub>	$\overline{RD}$ Low Period	T <sub>OSC</sub>		ns
T <sub>SWLWH</sub>	$\overline{WR}$ Low Period	T <sub>OSC</sub>		ns
T <sub>SAVLL</sub>	Address Valid to ALE Low	20		ns
T <sub>SLLAX</sub>	ALE Low to Address Invalid	20		ns
T <sub>SRLDV</sub>	$\overline{RD}$ Low to Output Data Valid		60	ns
T <sub>SDVWH</sub>	Input Data Setup to $\overline{WR}$ High	20		ns
T <sub>SWHQX</sub>	$\overline{WR}$ High to Data Invalid	30		ns
T <sub>SRHDZ</sub>	$\overline{RD}$ High to Data Float	15		ns

**NOTES:**

- NOTES:**
1. Test Conditions:  $F_{OSC} = 20\text{ MHz}$ ,  $T_{OSC} = 50\text{ ns}$ . Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
  2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
  3. Specifications above are advanced information and are subject to change.







EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/T <sub>XLXL</sub>	Oscillator Frequency	4	20	MHz
T <sub>XLXL</sub>	Oscillator Period (T <sub>OSC</sub> )	50	250	ns
T <sub>XHXX</sub>	High Time	0.35 × T <sub>OSC</sub>	0.65 T <sub>OSC</sub>	ns
T <sub>XLXX</sub>	Low Time	0.35 × T <sub>OSC</sub>	0.65 T <sub>OSC</sub>	ns
T <sub>XLXH</sub>	Rise Time		10	ns
T <sub>XHXL</sub>	Fall Time		10	ns


EXTERNAL CLOCK DRIVE WAVEFORMS



AC TESTING INPUT, OUTPUT WAVEFORMS




FLOAT WAVEFORMS





WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE (MODE 0)



AC CHARACTERISTICS—SERIAL PORT-SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE (MODE 0)

Test Conditions:  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ;  $V_{CC} = 5.0\text{V} \pm 10\%$ ;  $V_{SS} = 0.0\text{V}$ ; Load Capacitance = pF

Symbol	Parameter	Min	Max	Units
$T_{XLXL}^{(2)}$	Serial Port Clock Period (BRR $\geq$ 8002H) Receive Only	$6 T_{OSC}$		ns
$T_{XLXH}^{(2)}$	Serial Port Clock Falling Edge to Rising Edge (BRR $\geq$ 8002H)	$4 T_{OSC} - 50$	$4 T_{OSC} + 50$	ns
$T_{XLXL}^{(2)}$	Serial Port Clock Period (BRR = 8001H) Transmit Only	$4 T_{OSC}$		ns
$T_{XLXH}^{(2)}$	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	$2 T_{OSC} - 50$	$2 T_{OSC} + 50$	ns
$T_{QVXH}$	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
$T_{XHGX}$	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
$T_{XHGV}$	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
$T_{DVXH}$	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
$T_{XHDX}^{(1)}$	Input Data Hold after Clock Rising Edge	0		ns
$T_{XHGX}^{(1)}$	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

NOTES:

- Parameters not tested.
- The minimum baud rate register value for Receive is 8002H. The minimum baud rate register value for Transmit is 8001H.



A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of VREF.

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
TA	Ambient Temperature	0	+ 70	°C
VCC	Digital Supply Voltage	4.50	5.50	V
VREF	Analog Supply Voltage	4.50	5.50	V(1)
TSAM	Sample Time	1.0		μs(2)
TCONV	Conversion Time	10	15	μs(2)
FOSC	Oscillator Frequency	4.0	20	MHz

NOTES:

- 1. VREF must be within 0.5V of VCC.
- 2. The value of AD\_\_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)(6)

Parameter	Typ*(1)	Min	Max	Units*
Resolution		1024 10	1024 10	Level Bits
Absolute Error		0	± 3.0	LSBs
Full Scale Error	0.25 ± 0.5			LSBs
Zero Offset Error	0.25 ± 0.5			LSBs
Non-Linearity	1.0 ± 2.0		± 3.0	LSBs
Differential Non-Linearity		− 0.75	+ 0.75	LSBs
Channel-to-Channel Matching	± 0.1	0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs(1)
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/C(1) LSB/C(1) LSB/C(1)
Off Isolation		− 60		dB(1,2,3)
Feedthrough	− 60			dB(1,2)
VCC Power Supply Rejection	− 60			dB(1,2)
Input Resistance		750	1.2K	Ω(4)
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND − 0.5	VREF + 0.5	V(5)
Sampling Capacitor	3.0			pF

\*An "LSB" as used here has a value of approximately 5 mV.

NOTES:

- 1. These values are expected for most parts at 25°C, but are not tested or guaranteed.
- 2. DC to 100 KHz.
- 3. Multiplexer break-before-make is guaranteed.
- 4. Resistance from device pin, through internal MUX, to sample capacitor.
- 5. Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
- 6. All conversions performed with processor in IDLE mode.



8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature	0	+ 70	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	V(1)
T <sub>SAM</sub>	Sample Time	1.0		μs(2)
T <sub>CONV</sub>	Conversion Time	7	20	μs(2)
F <sub>OSC</sub>	Oscillator Frequency	4.0	20	MHz

- NOTES:
- 1. V<sub>REF</sub> must be within 0.5V of V<sub>CC</sub>.
  - 2. The value of AD\_TIME is selected to meet these specifications.

8-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)(6)

Parameter	Typ*(1)	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	± 1.0	LSBs
Full Scale Error	± 0.5			LSBs
Zero Offset Error	± 0.5			LSBs
Non-Linearity		0	± 1.0	LSBs
Differential Non-Linearity		− 0.5	+ 0.5	LSBs
Channel-to-Channel Matching		0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs(1)
Temperature Coefficients:				
Offset	0.003			LSB/C(1)
Full Scale	0.003			LSB/C(1)
Differential Non-Linearity	0.003			LSB/C(1)
Off Isolation		− 60		dB(1,2,3)
Feedthrough	− 60			dB(1,2)
V <sub>CC</sub> Power Supply Rejection	− 60			dB(1,2)
Input Resistance		750	1.2K	Ω(4)
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND − 0.5	V <sub>REF</sub> + 0.5	V(5)
Sampling Capacitor	3.0			pF

- \*An "LSB" as used here has a value of approximately 5 mV.
- NOTES:
- 1. These values are expected for most parts at 25°C, but are not tested or guaranteed.
  - 2. DC to 100 KHz.
  - 3. Multiplexer break-before-make is guaranteed.
  - 4. Resistance from device pin, through internal MUX, to sample capacitor.
  - 5. Applying voltage beyond these specifications will degrade the accuracy of other channels being converted.
  - 6. All conversions performed with processor in IDLE mode.

8XC196NT



OTPROM SPECIFICATIONS

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature During Programming	20	30	°C
V <sub>CC</sub>	Supply Voltage During Programming	4.5	5.5	V(1)
V <sub>REF</sub>	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V <sub>PP</sub>	Programming Voltage	12.25	12.75	V(2)
V <sub>EA</sub>	EA Pin Voltage	12.25	12.75	V(2)
F <sub>OSC</sub>	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
F <sub>OSC</sub>	Oscillator Frequency during Run-Time Programming	6.0	20.0	MHz

- NOTES:
- 1. V<sub>CC</sub> and V<sub>REF</sub> should nominally be at the same voltage during programming.
  - 2. V<sub>PP</sub> and V<sub>EA</sub> must never exceed the maximum specification, or the device may be damaged.
  - 3. V<sub>SS</sub> and ANGND should nominally be at the same potential (0V).
  - 4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC OTPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)

Symbol	Parameter	Min	Max	Units
T <sub>AVLL</sub>	Address Setup Time	0		T <sub>OSC</sub>
T <sub>LLAX</sub>	Address Hold Time	100		T <sub>OSC</sub>
T <sub>DVPL</sub>	Data Setup Time	0		T <sub>OSC</sub>
T <sub>PLDX</sub>	Data Hold Time	400		T <sub>OSC</sub>
T <sub>LLLH</sub>	PALE Pulse Width	50		T <sub>OSC</sub>
T <sub>PLPH</sub>	PROG Pulse Width(2)	50		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE High to PROG Low	220		T <sub>OSC</sub>
T <sub>PHLL</sub>	PROG High to next PALE Low	220		T <sub>OSC</sub>
T <sub>PHDX</sub>	Word Dump Hold Time		50	T <sub>OSC</sub>
T <sub>PHPL</sub>	PROG High to next PROG Low	220		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE High to PROG Low	220		T <sub>OSC</sub>
T <sub>PLDV</sub>	PROG Low to Word Dump Valid		50	T <sub>OSC</sub>
T <sub>SHLL</sub>	RESET High to First PALE Low	1100		T <sub>OSC</sub>
T <sub>PHIL</sub>	PROG High to AINC Low	0		T <sub>OSC</sub>
T <sub>ILIH</sub>	AINC Pulse Width	240		T <sub>OSC</sub>
T <sub>ILVH</sub>	PVER Hold after AINC Low	50		T <sub>OSC</sub>
T <sub>ILPL</sub>	AINC Low to PROG Low	170		T <sub>OSC</sub>
T <sub>PHVL</sub>	PROG High to PVER Valid		220	T <sub>OSC</sub>

- NOTES:
- 1. Run-time programming is done with F<sub>OSC</sub> = 6.0 MHz to 10.0 MHz, V<sub>CC</sub>, V<sub>PD</sub>, V<sub>REF</sub> = 5V ±0.5V, T<sub>C</sub> = 25°C ±5°C and V<sub>PP</sub> = 12.5V ±0.25V. For run-time programming over a full operating range, contact factory.
  - 2. This specification is for the word dump mode. For programming pulses use Modified Quick Pulse Algorithm.



Symbol	Parameter	Min	Max	Units
$I_{DD}$	$V_{DD}$ Programming Supply Current		200	mA

## OTPROM PROGRAMMING WAVEFORMS

**NOTE:**  
P3.0 must be high ("1")

4


The diagram illustrates the timing for Slave Programming Mode in Word Dump Mode with Auto Increment. It shows the relationship between several signals and their timing parameters:

- RESET:** A pulse that initiates the sequence. The time from the rising edge of RESET to the start of the first address/command phase is  $T_{SHLL}$ .
- PORTS 3/4:** This signal carries the ADDRESS/COMMAND, ADDR, and ADDR + 2 data. The data is presented in three distinct phases, each labeled "VER BITS/WD DUMP".
- PALE P2.1:** This signal is active (low) during the ADDRESS/COMMAND phase and becomes high before the ADDR phase.
- PROG P2.2:** This signal is active (low) during the ADDR and ADDR + 2 phases. It becomes high before the next ADDRESS/COMMAND phase.
- AINC P2.4:** This signal is active (low) during the ADDR and ADDR + 2 phases. It becomes high before the next ADDRESS/COMMAND phase.

Timing parameters are defined as follows:

- $T_{SHLL}$ : Setup time from RESET to the start of the ADDRESS/COMMAND phase.
- $T_{PLDV}$ : Pulse width of the PALE and PROG signals during the ADDRESS/COMMAND phase.
- $T_{PHDX}$ : Pulse width of the PALE and PROG signals during the ADDR and ADDR + 2 phases.
- $T_{ILPL}$ : Time from the rising edge of AINC to the start of the ADDR phase.
- $T_{PHPL}$ : Time from the rising edge of AINC to the start of the ADDR + 2 phase.

### SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT



This data sheet (272267-004) applies to devices marked with a "D" at the end of the top side tracking number.

### 8XC196NT Design Considerations

1. When operating in bus timing modes 1 or 2, the upper and lower address/data lines must be latched. Even in 8-bit bus mode, the upper address lines must be latched. In modes 0 and 3, the upper address lines DO NOT NEED to be latched in 8-bit bus width mode. But in 16-bit buswidth mode the upper address lines need to be latched.

### 8XC196NT ERRATA see Faxback #2344

1. ILLEGAL Opcode interrupt vector.
2. Aborted Interrupt vectors to lowest priority.
3. PTS Request during Interrupt latency.

### DATA SHEET REVISION HISTORY

This datasheet applies to devices marked with a "D" at the end of the topside tracking number. The topside tracking number consists of nine characters and is the second line on the top side of the device. Datasheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are differences between the 272267-003 and 272267-004 datasheets:

1. Changed all references of "EPROM" to "OTPROM".
2. Added all the Slave Port pins to the package diagram and pin descriptions.
3. Added  $\overline{INTOUT}$  pin to pin descriptions.
4. Changed  $IL11$  (input leakage current for Port 0) from  $\pm 1 \mu A$  to  $\pm 3 \mu A$ .
5. Removed  $T_{LLV}$  from AC characteristics and waveform diagrams.
6.  $T_{RLCL}$  in Mode 0 and 3, changed from +4 ns min. to -5 ns min.
7.  $T_{WHQX}$  in Mode 0 and 3, changed from  $T_{OSC}$  - 30 min. to  $T_{OSC}$  - 35 min.
8. Clarified the Ready waveform timings for Mode 0 and 3, by adding "+2  $T_{OSC}$ ".
9.  $T_{LHLL}$  in Mode 1, changed from  $T_{OSC}$  - 10 min. to  $T_{OSC}$  - 20 min.
10.  $T_{AVLL}$  in Mode 1, changed from 0.5  $T_{OSC}$  - 15 min. to 0.5  $T_{OSC}$  - 20 min.
11.  $T_{LLAX}$  in Mode 1, changed from 0.5  $T_{OSC}$  - 20 min. to 0.5  $T_{OSC}$  - 25 min.
12.  $T_{LHLL}$  in Mode 2, changed from  $T_{OSC}$  - 10 min. to  $T_{OSC}$  - 20 min.
13.  $T_{XLXL}$  and  $T_{XLXH}$  for the Serial Port timings were changed to reflect the minimum baudrate for receive and transmit modes.
14. Added the 8XC196NT ERRATA section.