16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

Member of the Texas Instruments Widebus™ Family


Latch-Up Performance Exceeds 250 mA Per JESD 17

description

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails. B port has V_{CCB}, which is set to operate at 3.3 V and 5 V. A port has V_{CCA}, which is set to operate at 2.5 V and 3.3 V. This allows for translation from a 2.5-V to a 3.3-V environment, and vice versa, or from a 3.3-V to a 5-V environment, and vice versa.

SN74ALVC164245 is designed asynchronous communication between data buses.

To ensure the high-impedance state during power up or power down, the output-enable (OE) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
THE PERSON	SSOP – DL	Tube	SN74ALVC164245DL	ALVC164245
-40°C to 85°C	330P - DL	Tape and reel	SN74ALVC164245DLR	ALVC164245
	TSSOP - DGG	Tape and reel	SN74ALVC164245DGGR	ALVC164245

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design WWW.DZSC.GOM guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 8-bit section)

INP	UTS	ODED ATION
OE	DIR	OPERATION
, EO	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SN74ALVC164245

16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range for V_{CCB} at 5 V and V_{CCA} at 3.3 V (unless otherwise noted) $\!\!\!\!^{\dagger}$

Supply voltage range: V _{CCA}	0.5 V to 4.6 V
V _{CCB}	
Input voltage range, V _I : Except I/O ports (see Note 1)	0.5 V to 6 V
I/O port A (see Note 2)	\dots -0.5 V to V _{CCA} + 0.5 V
I/O port B (see Note 1)	$-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.





SN74ALVC164245 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS SCAS416I - MARCH 1994 - REVISED MAY 2002

recommended operating conditions for $V_{\mbox{\scriptsize CCB}}$ at 3.3 V and 5 V (see Note 4)

			MIN	MAX	UNIT
VCCB	Supply voltage		3	5.5	V
VIH	High-level input voltage		2		V
\/	V _{CCB} = 3 V to 3.6 V			0.7	V
VIL	Low-level input voltage	V _{CCB} = 4.5 V to 5.5 V		0.8	V
VIA	Input voltage		0	VCCB	V
VOB	Output voltage		0	VCCB	V
loh	OH High-level output current			-24	mA
loL	I _{OL} Low-level output current			24	mA
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions for $V_{\mbox{\footnotesize{CCA}}}$ at 2.5 V and 3.3 V (see Note 4)

			MIN	MAX	UNIT	
VCCA	Supply voltage		2.3	3.6	V	
\/	High-level input voltage	$V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
VIH	r light-level input voltage	$V_{CCA} = 3 V \text{ to } 3.6 V$	2		v	
\/	Low-level input voltage	$V_{CCA} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	٧	
VIL	Low-level input voltage	V _{CCA} = 3 V to 3.6 V		0.8	V	
V _{IB}	Input voltage		0	VCCA	V	
VOA	Output voltage		0	VCCA	V	
lau	High-level output current	V _{CCA} = 2.3 V		-18	mA	
ЮН	nigh-level output current	V _{CCA} = 3 V		-24	IIIA	
lai	Low lovel output ourrent	V _{CCA} = 2.3 V		18	mA	
lOL	Low-level output current	V _{CCA} = 3 V		24	IIIA	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVC164245 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

electrical characteristics over recommended operating free-air temperature range for $V_{CCA} = 2.7 \text{ V}$ to 3.6 V and $V_{CCB} = 4.5 \text{ V}$ to 5.5 V (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	VCCA	VCCB	MIN TYP	MAX	UNIT
		$I_{OH} = -100 \mu\text{A}$	2.7 V to 3.6 V		V _{CC} -0.2		
V (P	to A)	Jan - 12 mA	2.7 V		2.2		V
V _{OH} (B	(10 A)	I _{OH} = −12 mA	3 V		2.4		V
		I _{OH} = -24 mA	3 V		2		
		100 04		4.5 V	4.3		
\/~/^	to D)	IOH = -100 μA		5.5 V	5.3		V
VOH (A	. Ю Б)	Laure OA mA		4.5 V	3.7]
		I _{OH} = -24 mA		5.5 V	4.7		1
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	
V _{OL} (B	to A)	I _{OL} = 12 mA	2.7 V			0.4	V
		I _{OL} = 24 mA	3 V			0.55	1
\/ (A	40 D)	I _{OL} = 100 μA		4.5 V to 5.5 V		0.2	V
V _{OL} (A	Ю В)	I _{OL} = 24 mA		4.5 V to 5.5 V		0.55]
lį	Control inputs	V _I = V _{CCA} /V _{CCB} or GND	3.6 V	5.5 V		±5	μΑ
loz‡	A or B ports	VO = VCCA/VCCB or GND	3.6 V	5.5 V		±10	μΑ
ICC		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	5.5 V	5.5 V		40	μΑ
ΔICC§		One input at V _{CCA} /V _{CCB} – 0.6 V, Other inputs at V _{CCA} /V _{CCB} or GND	3 V to 3.6 V	4.5 V to 5.5 V		750	μΑ
Ci	Control inputs	V _I = V _{CCA} /V _{CCB} or GND	3.3 V	5 V	6.5	;	pF
C _{io}	A or B ports	$V_O = V_{CCA}/V_{CCB}$ or GND	3.3 V	3.3 V	8.5	;	pF

[†] Typical values are measured at $V_{CCA} = 3.3 \text{ V}$ and $V_{CCB} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

electrical characteristics over recommended operating free-air temperature range for V_{CCA} = 2.3 V to 2.7 V and V_{CCB} = 3 V to 3.6 V (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VCCA	VCCB	MIN	MAX	UNIT
		I _{OH} = -100 μA	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCA} -0.2		
V _{OH} (B	3 to A)	I _{OH} = -8 mA	2.3 V	3 V to 3.6 V	1.7		V
		I _{OH} = -12 mA	2.7 V	3 V to 3.6 V	1.8		
\/a/A	to P)	I _{OH} = -100 μA	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCB} -0.2		V
VOH (A	((O B)	I _{OH} = -18 mA	2.3 V to 2.7 V	3 V	2.2		V
V _{OL} (B to A)		I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V		0.2	V
		I _{OL} = 12 mA	2.3 V	3 V to 3.6 V		0.6	V
V (A	to P\	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V		0.2	V
V _{OL} (A	. Ю Б)	I _{OL} = 18 mA	2.3 V	3 V		0.55	V
lį	Control inputs	V _I = V _{CCA} /V _{CCB} or GND	2.3 V to 2.7 V	3 V to 3.6 V		±5	μΑ
loz‡	A or B ports	VO = VCCA/VCCB or GND	2.3 V to 2.7 V	3 V to 3.6 V		±10	μΑ
ICCA		V _I = V _{CCA} /V _{CCB} or GND, I _O = 0	2.3 V to 2.7 V	3 V to 3.6 V		20	μΑ
Δl _{CC} §		One input at V _{CCA} /V _{CCB} – 0.6 V, Other inputs at V _{CCA} /V _{CCB} or GND	2.3 V to 2.7 V	3 V to 3.6 V		750	μΑ

For I/O ports, the parameter IOZ includes the input leakage current.





[‡] For I/O ports, the parameter IOZ includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 or the associated VCC.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 or the associated VCC.

SN74ALVC164245 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER

SCAS416I - MARCH 1994 - REVISED MAY 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1-4)

			V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCA} = 2.5 V ± 0.2 V	V _{CCA} = 2.7 V	V _{CCA} = ± 0.3	3.3 V V	UNIT
			MIN MAX	MIN MAX	MIN	MAX	
	А	В	7.6	5.9	1	5.8	ns
^t pd	В	Α	7.6	6.7	1.2	5.8	115
t _{en}	ŌĒ	В	11.5	9.3	1	8.9	ns
t _{dis}	ŌĒ	В	10.5	9.2	2.1	9.5	ns
t _{en}	ŌE	Α	12.3	10.2	2	9.1	ns
t _{dis}	ŌĒ	Α	9.3	9	2.9	8.6	ns

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			V _{CCB} = 3.3 V	V _{CCB} = 5 V	
			TEST CONDITIONS	V _{CCA} = 2.5 V	V _{CCA} = 3.3 V	UNIT
			TYP	TYP		
		Outputs enabled (B)	C _I = 50 pF, f = 10 MHz	55	56	
C _{pd}	Power dissipation	Outputs disabled (B)	CL = 30 pr, T = 10 WH 12	27	6	рF
Opa	capacitance	Outputs enabled (A)	$C_1 = 50 \text{ pF}, f = 10 \text{ MHz}$	118	56	рі
		Outputs disabled (A)	OL = 30 μr, T = 10 MHZ	58	6	

power-up considerations†

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. Take these precautions to guard against such power-up problems.

- 1. Connect ground before any supply voltage is applied.
- 2. Next, power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie $\overline{\text{OE}}$ to V_{CCA} with a pullup resistor so that it ramps with V_{CCA} .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA}. Otherwise, keep DIR low.

† Refer to the TI application report, *Texas Instruments Voltage-Level-Translation Devices*, literature number SCEA021.







16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

PARAMETER MEASUREMENT INFORMATION V_{CCA} = 2.5 V \pm 0.2 V TO V_{CCB} = 3.3 V \pm 0.3 V



TEST	S1
^t pd	Open
tPLZ/tPZL	V _{CCB} = 6 V
tPHZ/tPZH	GND



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpl H and tpHI are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms




SN74ALVC164245 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

PARAMETER MEASUREMENT INFORMATION $V_{CCB} = 3.3~V \pm 0.3~V$ TO $V_{CCA} = 2.5~V \pm 0.2~V$



TEST	S 1
^t pd	Open
tPLZ/tPZL	2×V _{CCA}
tPHZ/tPZH	GND



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms






16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

PARAMETER MEASUREMENT INFORMATION $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ TO $V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$



NOTES: A. C_I includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

SN74ALVC164245 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416I - MARCH 1994 - REVISED MAY 2002

PARAMETER MEASUREMENT INFORMATION V_{CCB} = 5 V \pm 0.5 V TO V_{CCA} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tplH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

