

## 查询PM150RLA060供应商

捷多邦，专业PCB打样工厂，24小时加急出货

## MITSUBISHI <INTELLIGENT POWER MODULES>

# PM150RLA060

## **FLAT-BASE TYPE INSULATED PACKAGE**

**PM150RLA060**



## FEATURE

- a) Adopting new 5th generation IGBT (CSTBT) chip, which performance is improved by  $1\mu\text{m}$  fine rule process.  
For example, typical  $V_{\text{ce}}(\text{sat})=1.5\text{V}$  @ $T_j=125^\circ\text{C}$
  - b) I adopt the over-temperature conservation by  $T_j$  detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.
  - c) New small package  
Reduce the package size by 10%, thickness by 22% from S-DASH series.
  - d) Current rating of brake part increased.  
50% for the current rating of inverter part.
    - 3φ 150A, 600V Current-sense IGBT type inverter
    - 75A, 600V Current-sense regenerative brake IGBT
    - Monolithic gate drive & protection logic
    - Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
    - Acoustic noise-less 15kW/18.5kW class inverter application
    - UL Recognized Yellow Card No.E80276(N)


File No.E80271

## APPLICATION

General purpose inverter, servo drives and other motor controls


## PACKAGE OUTLINES

## **Dimensions in mm**



## Terminal code

- |         |          |
|---------|----------|
| 1. VUPC | 11. WP   |
| 2. UFO  | 12. VWP1 |
| 3. UP   | 13. VNC  |
| 4. VUP1 | 14. VN1  |
| 5. VVPC | 15. Br   |
| 6. VFO  | 16. UN   |
| 7. VP   | 17. VN   |
| 8. VVP1 | 18. WN   |
| 9. VWPC | 19. Fo   |
| 10. WFO |          |

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE**INTERNAL FUNCTIONS BLOCK DIAGRAM**MAXIMUM RATINGS ( $T_j = 25^\circ\text{C}$ , unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit	
V <sub>CES</sub>	Collector-Emitter Voltage	$V_D = 15\text{V}$ , $V_{CIN} = 15\text{V}$	600	V	
$\pm I_C$	Collector Current	$T_C = 25^\circ\text{C}$	150	A	
$\pm I_{CP}$	Collector Current (Peak)	$T_C = 25^\circ\text{C}$	300	A	
P <sub>c</sub>	Collector Dissipation	$T_C = 25^\circ\text{C}$	(Note-1)	625	W
T <sub>j</sub>	Junction Temperature			-20 ~ +150 °C	

**BRAKE PART**

Symbol	Parameter	Condition	Ratings	Unit	
V <sub>CES</sub>	Collector-Emitter Voltage	$V_D = 15\text{V}$ , $V_{CIN} = 15\text{V}$	600	V	
I <sub>c</sub>	Collector Current	$T_C = 25^\circ\text{C}$	75	A	
I <sub>CP</sub>	Collector Current (Peak)	$T_C = 25^\circ\text{C}$	150	A	
P <sub>c</sub>	Collector Dissipation	$T_C = 25^\circ\text{C}$	(Note-1)	390	W
V <sub>R(DC)</sub>	FWDi Rated DC Reverse Voltage	$T_C = 25^\circ\text{C}$	600	V	
I <sub>F</sub>	FWDi Forward Current	$T_C = 25^\circ\text{C}$	75	A	
T <sub>j</sub>	Junction Temperature			-20 ~ +150 °C	

**CONTROL PART**

Symbol	Parameter	Condition	Ratings	Unit
V <sub>D</sub>	Supply Voltage	Applied between : V <sub>UP1</sub> -V <sub>UPC</sub> , V <sub>VP1</sub> -V <sub>VPC</sub> , V <sub>VWPC</sub> -V <sub>N1</sub> -V <sub>NC</sub>	20	V
V <sub>CIN</sub>	Input Voltage	Applied between : U <sub>P</sub> -V <sub>UPC</sub> , V <sub>P</sub> -V <sub>VPC</sub> , W <sub>p</sub> -V <sub>WPC</sub> , U <sub>N</sub> • V <sub>N</sub> • W <sub>N</sub> • Br-V <sub>NC</sub>	20	V
V <sub>FO</sub>	Fault Output Supply Voltage	Applied between : U <sub>Fo</sub> -V <sub>UPC</sub> , V <sub>Fo</sub> -V <sub>VPC</sub> , W <sub>Fo</sub> -V <sub>WPC</sub> , Fo-V <sub>NC</sub>	20	V
I <sub>FO</sub>	Fault Output Current	Sink current at U <sub>Fo</sub> , V <sub>Fo</sub> , W <sub>Fo</sub> , Fo terminals	20	mA

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE**TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Supply Voltage Protected by SC	$V_D = 13.5 \sim 16.5V$ , Inverter Part, $T_j = +125^\circ C$ Start	400	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	500	V
Tstg	Storage Temperature		-40 ~ +125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	Vrms


**THERMAL RESISTANCES**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
Rth(j-c)Q	Junction to case Thermal Resistances	Inverter IGBT (per 1 element)	(Note-1)	—	—	0.20*
Rth(j-c)F		Inverter FWDi (per 1 element)	(Note-1)	—	—	0.33*
Rth(j-c)Q		Brake IGBT	(Note-1)	—	—	0.32*
Rth(j-c)F		Brake FWDi	(Note-1)	—	—	0.53*
Rth(c-f)	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied	(Note-1)	—	—	0.038

\* If you use this value, Rth(f-a) should be measured just under the chips.

(Note-1) Tc (under the chip) measurement point is below. (unit : mm)

axis	arm	UP		VP		WP		UN		VN		WN		Br	
		IGBT	FWDi	IGBT	FWDi										
X		28.3	28.3	65.0	65.0	87.0	87.0	39.3	39.3	54.0	54.0	76.0	76.0	18.1	18.1
Y		-7.7	2.4	-7.7	2.4	-7.7	2.4	5.7	-4.4	5.7	-4.4	5.7	-4.4	-10.5	4.0

**ELECTRICAL CHARACTERISTICS ( $T_j = 25^\circ C$ , unless otherwise noted)****INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit		
			Min.	Typ.	Max.			
VCE(sat)	Collector-Emitter Saturation Voltage	$V_D = 15V$ , $I_C = 150A$	$T_j = 25^\circ C$	—	1.6	2.1		
		$V_{CIN} = 0V$		$T_j = 125^\circ C$	—	1.5	2.0	
VEC	FWDi Forward Voltage	$-I_C = 150A$ , $V_D = 15V$ , $V_{CIN} = 15V$			—	2.2	3.3	
ton		$V_D = 15V$ , $V_{CIN} = 0V \leftrightarrow 15V$ $V_{CC} = 300V$ , $I_C = 150A$ $T_j = 125^\circ C$ Inductive Load			0.5	1.0	2.4	
trr					—	0.2	0.4	
tc(on)					—	0.4	1.0	
toff					—	1.2	2.5	
tc(off)					—	0.5	1.0	
ICES	Collector-Emitter Cutoff Current	$V_{CE} = V_{CES}$ , $V_{CIN} = 15V$	$T_j = 25^\circ C$	—	—	1	mA	
				—	—	10		

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE**BRAKE PART**

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
V <sub>CES(sat)</sub>	Collector-Emitter Saturation Voltage	V <sub>D</sub> = 15V, I <sub>C</sub> = 75A V <sub>CIN</sub> = 0V (Fig. 1)	T <sub>j</sub> = 25°C T <sub>j</sub> = 125°C	— —	1.6 1.5	2.1 2.0	V
V <sub>FM</sub>	FWDi Forward Voltage	I <sub>F</sub> = 75A	(Fig. 2)	—	2.2	3.3	
I <sub>CES</sub>	Collector-Emitter Cutoff Current	V <sub>CES</sub> = V <sub>CES</sub> , V <sub>CIN</sub> = 15V (Fig. 5)	T <sub>j</sub> = 25°C T <sub>j</sub> = 125°C	— —	— —	1 10	mA

**CONTROL PART**

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
I <sub>D</sub>	Circuit Current	V <sub>D</sub> = 15V, V <sub>CIN</sub> = 15V	V <sub>N1</sub> -V <sub>NC</sub> V <sub>P1</sub> -V <sub>PC</sub>	— —	20 5	30 10	mA
V <sub>th(ON)</sub> V <sub>th(OFF)</sub>	Input ON Threshold Voltage Input OFF Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN • Br-VNC	1.2 1.7	1.5 2.0	1.8 2.3	V	
SC	Short Circuit Trip Level	—20 ≤ T <sub>j</sub> ≤ 125°C, V <sub>D</sub> = 15V (Fig. 3,6)	Inverter part Brake part	300 150	— —	— —	A
t <sub>off(SC)</sub>	Short Circuit Current Delay Time	V <sub>D</sub> = 15V (Fig. 3,6)	—	0.2	—	μs	
OT OTr	Over Temperature Protection	V <sub>D</sub> = 15V Detect T <sub>j</sub> of IGBT chip	Trip level Reset level	135 —	145 125	— —	°C
UV UVr	Supply Circuit Under-Voltage Protection	—20 ≤ T <sub>j</sub> ≤ 125°C	Trip level Reset level	11.5 —	12.0 12.5	12.5 —	
I <sub>FO(H)</sub> I <sub>FO(L)</sub>	Fault Output Current	V <sub>D</sub> = 15V, V <sub>FO</sub> = 15V (Note-2)	— —	— 10	— 15	0.01 mA	mA
t <sub>FO</sub>	Minimum Fault Output Pulse Width	V <sub>D</sub> = 15V (Note-2)	—	1.0	1.8	—	ms

(Note-2) Fault output is given only when the internal SC, OT &amp; UV protections schemes of either upper or lower arm device operate to protect it.

**MECHANICAL RATINGS AND CHARACTERISTICS**

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
—	Mounting torque	Main terminal	screw : M5	2.5	3.0	3.5	N • m
—	Mounting torque	Mounting part	screw : M5	2.5	3.0	3.5	N • m
—	Weight	—	—	380	—	g	



**RECOMMENDED CONDITIONS FOR USE**

Symbol	Parameter	Condition	Recommended value	Unit
V <sub>CC</sub>	Supply Voltage	Applied across P-N terminals	≤ 400	V
V <sub>D</sub>	Control Supply Voltage	Applied between : VUPC-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-3)	15 ± 1.5	V
V <sub>CIN(ON)</sub> V <sub>CIN(OFF)</sub>	Input ON Voltage Input OFF Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN • Br-VNC	≤ 0.8	V
f <sub>PWM</sub>	PWM Input Frequency		≥ 9.0	
t <sub>dead</sub>	Arm Shoot-through Blocking Time	Using Application Circuit of Fig. 8 For IPM's each input signals (Fig. 7)	≤ 20 ≥ 2.0	kHz μs


(Note-3) With ripple satisfying the following conditions: dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE**PRECAUTIONS FOR TESTING**

- Before applying any control supply voltage ( $V_D$ ), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.  
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above  $V_{CES}$  rating of the device.  
(These test should not be done by using a curve tracer or its equivalent.)



a) Lower Arm Switching



b) Upper Arm Switching




Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time test waveform





Fig. 6 SC test waveform


1.5V: Input on threshold voltage  $V_{th(on)}$  typical value, 2V: Input off threshold voltage  $V_{th(off)}$  typical value

Fig. 7 Dead time measurement point example

**MITSUBISHI <INTELLIGENT POWER MODULES>**

**PM150RLA060**

## **FLAT-BASE TYPE INSULATED PACKAGE**
















Fig. 8 Application Example Circuit

## **NOTES FOR STABLE AND SAFE OPERATION ;**

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
  - Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
  - Fast switching opto-couplers:  $t_{PLH}, t_{PHL} \leq 0.8\mu s$ , Use High CMR type.
  - Slow switching opto-coupler: CTR > 100%
  - Use 4 isolated control power supplies ( $V_D$ ). Also, care should be taken to minimize the instantaneous voltage change of the power supply.
  - Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
  - Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE**PERFORMANCE CURVES**

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE

**PM150RLA060**FLAT-BASE TYPE  
INSULATED PACKAGE