

# SN54LS597, SN54LS598, SN74LS597, SN74LS598 8-BIT SHIFT REGISTERS WITH INPUT LATCHES

SDLS007

D2635, JANUARY 1981—REVISED MARCH 1988

- 8-Bit Parallel Storage Register Inputs ('LS597)
- Parallel 3-State I/O, Storage Register Inputs, Shift Register Outputs ('LS598)
- Shift Register has Direct Overriding Load and Clear
- Accurate Shift-Frequency . . . DC to 20 MHz

**description**


The 'LS597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.

The 'LS598 comes in a 20-pin package and has all the features of the 'LS597 plus 3-state I/O ports that provide parallel shift register outputs and also has multiplexed serial data inputs.

SN54LS597 . . . J OR W PACKAGE


SN74LS597 . . . N PACKAGE

(TOP VIEW)





SN54LS597 . . . FK PACKAGE

(TOP VIEW)

SN54LS598 . . . J OR W PACKAGE  
LS598 . . . DW OR N PACKAGE

(TOP VIEW)

SN54LS598 . . . FK PACKAGE  
(TOP VIEW)

NC - No internal connection


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**



POST OFFICE BOX 655012 • DALLAS, TEXAS 75255

## SN54LS597, SN54LS598, SN74LS597, SN74LS598 8-BIT SHIFT REGISTERS WITH INPUT LATCHES

### schematics of inputs and outputs




### logic symbols†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, N, and W packages.

**SN54LS597, SN74LS597**  
**8-BIT SHIFT REGISTERS WITH INPUT LATCHES**


logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.

## SN54LS598, SN74LS598 8-BIT SHIFT REGISTERS WITH INPUT LATCHES

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 555012 • DALLAS, TEXAS 75265

# SN54LS597, SN54LS598, SN74LS597, SN74LS598 8-BIT SHIFT REGISTERS WITH INPUT LATCHES

---

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V		
Input voltage (excluding I/O ports) . . . . .	7 V		
Off-state output voltage (including I/O ports) . . . . .	5.5 V		
Operating free-air temperature range: SN54LS597, SN54LS598			-55°C to 125°C
SN74LS597, SN74LS598			0°C to 70°C
Storage temperature range . . . . .			-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

## recommended operating conditions

		SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	V
I <sub>OH</sub>	High-level output current	Q <sub>H</sub> '			-1		-1	mA
		Q <sub>A</sub> thru Q <sub>H</sub> , 'LS598 only			-1		-2.6	
I <sub>OL</sub>	Low-level output current	Q <sub>H</sub> '			8		16	mA
		Q <sub>A</sub> thru Q <sub>H</sub> , 'LS598 only			12		24	
f <sub>SCK</sub>	Shift clock frequency	0		20	0		20	MHz
t <sub>w</sub>	Pulse duration	SRCK	high		15		15	ns
			low		35		35	
		RCK			20		20	
		SRCLR			20		20	
		SRLOAD			40		40	
t <sub>su</sub>	Setup time	Data before RCK↑			20		20	ns
		DS before SRCK↑ ('LS598 only)			30		30	
		SRCKEN low before SRCK↑ ('LS598 only)			20		20	
		SRCLR inactive before SRCK↑			25		25	
		SRLOAD inactive before SRCK↑			30		30	
		RCK↑ before SRLOAD↑ (see Note 2)			40		40	
t <sub>h</sub>	Hold time			20		20		ns
TA	Operating free-air temperature		-55		125		0	70 °C

NOTE 2: The RCK↑ before SRLOAD↑ setup time ensures the data saved by RCK↑ will also be loaded into the shift register.

# SN54LS597, SN54LS598, SN74LS597, SN74LS598 8-BIT SHIFT REGISTERS WITH INPUT LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>†</sup>	SN54LS'			SN74LS'			UNIT	
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V	
V <sub>OH</sub>	'LS598 Q	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX	I <sub>OH</sub> = -1 mA	2.4	3.2				V	
			I <sub>OH</sub> = -2.6 mA			2.4	3.1			
	Q <sub>H</sub>		I <sub>OH</sub> = -1 mA	2.4	3.2	2.4	3.2			
V <sub>OL</sub>	'LS598 Q	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX	I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4		V	
			I <sub>OL</sub> = 24 mA			0.35	0.5			
	Q <sub>H</sub>		I <sub>OL</sub> = 8 mA	0.25	0.4	0.25	0.4			
			I <sub>OL</sub> = 16 mA			0.35	0.5			
I <sub>OZH</sub>	'LS598 Q	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.7 V	V <sub>IL</sub> = MAX,			20		20	μA	
I <sub>OZL</sub>	'LS598 Q	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V	V <sub>IL</sub> = MAX,			-0.4		-0.4	mA	
I <sub>I</sub>	'LS598 Q	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V			0.1		0.1	mA	
			V <sub>I</sub> = 7 V			0.1		0.1		
I <sub>IH</sub>		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20		20	μA	
I <sub>IL</sub>	'LS598 SRCK SER, A Thru H Others	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				-0.8		-0.8	mA	
						-0.4		-0.4		
						-0.2		-0.2		
I <sub>OS8</sub>	'LS598 Q Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V		-30	-130	-30	-130		mA	
				-20	-100	-20	-100			
I <sub>CC</sub>	'LS597	V <sub>CC</sub> = MAX, All possible inputs grounded, All outputs open		35	53	35	53		mA	
				35	53	35	53			
	'LS598			45	68	45	68			
				54	80	54	80			
				56	85	56	85			

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

<sup>§</sup> Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

**SN54LS597, SN54LS598, SN74LS597, SN74LS598**  
**8-BIT SHIFT REGISTERS WITH INPUT LATCHES**

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ , (see note 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS597			'LS598			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
$f_{max}$	SRCK	Q	$R_L = 667 \Omega$ , $C_L = 45 \text{ pF}$	20	35		20	35		MHz
$f_{max}$	SRCK	$Q_H'$	$R_L = 1 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$	20	35					MHz
$t_{PLH}$	SRCK↑	$Q_H'$	$R_L = 1 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$		15	23		11	17	ns
$t_{PHL}$	SPCK↑	$Q_H'$			20	30		15	23	ns
$t_{PLH}$	SRLOAD↓	$Q_H'$			38	57		28	42	ns
$t_{PHL}$	SRLOAD↓	$Q_H'$			29	44		20	30	ns
$t_{PLH}$	SRCLR↓	$Q_H'$			24	36		18	27	ns
$t_{PLH}$	RCK↑	$Q_H'$			41	60		32	48	ns
$t_{PHL}$	RCK↑	$Q_H'$	$R_L = 1 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$ SRLOAD = L		32	48		24	36	ns
$t_{PLH}$	SRCK↑	Q	$R_L = 667 \Omega$ , $C_L = 45 \text{ pF}$					12	18	ns
$t_{PHL}$	SRCK↑	Q						19	28	ns
$t_{PLH}$	SRLOAD↓	Q						32	48	ns
$t_{PHL}$	SRLOAD↓	Q						27	40	ns
$t_{PLH}$	SRCLR↓	Q						25	38	ns
$t_{PZH}$	G↓	Q						26	31	ns
$t_{PZL}$	G↓	Q	$R_L = 667 \Omega$ , $C_L = 5 \text{ pF}$					29	43	ns
$t_{PHZ}$	G↑	Q						25	38	ns
$t_{PLZ}$	G↑	Q						20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.


## SN54LS597, SN54LS598, SN74LS597, SN74LS598 8-BIT SHIFT REGISTERS WITH INPUT LATCHES

### typical operating sequences

'LS597



'LS598



TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75266

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.