捷多邦,专业SN54€BT16209加SNF4CBT16209A 18-BIT FET BUS-EXCHANGE SWITCHES

SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), 300-mil Shrink Small-Outline (DL), and 380-mil Fine-Pitch Ceramic Flat (WD) Packages

description

The SN54CBT16209 and SN74CBT16209A devices provide 18 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switches allows connections to be made with minimal propagation delay.

The devices operate as an 18-bit bus switch or a 9-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

The SN54CBT16209 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74CBT16209A is characterized for operation from -40°C to 85°C.

SN54CBT16209 . . . WD PACKAGE SN74CBT16209A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

	_		- 17
SO [1	48] S1
1A1 [2	47] S2
1A2	3	46	1B1
GND [4	45	1B2
2A1 [5	44	2B1
2A2 [6	43	2B2
V _{CC} [7	42	GND
3A1 [8	41	3B1
3A2 [9	40] 3B2
GND [10	39	GND
4A1 [11	38] 4B1
4A2 [12	37] 4B2
5A1	13	36] 5B1
5A2	14	35] 5B2
GND [15	34] GND
6A1	16	33] 6B1
6A2 [17	32] 6B2
7A1 [18	31] 7B1
7A2 [19	30] 7B2
GND [20	29] GND
8A1 [21	28] 8B1
8A2 [22	27] 8B2
9A1	23	26] 9B1
9A2	24	25] 9B2
			10.00

FUNCTION TABLE

-74	INPUTS	_ 00	INPUTS/	OUTPUTS	FUNCTION
S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 port = B1 port
L	Н	L	B2	Z	A1 port = B2 port
L	Н	Н	Z	B1	A2 port = B1 port
Н	L	L	Z	B2	A2 port = B2 port
Н	L	Н	Z	Z	Disconnect
н	Н	16	B1	B2	A1 port = B1 port A2 port = B2 port
Н	Н	c.to	B2	B1	A1 port = B2 port A2 port = B1 port


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54CBT16209, SN74CBT16209A 18-BIT FET BUS-EXCHANGE SWITCHES

SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

logic diagram (positive logic)



SN54CBT16209, SN74CBT16209A 18-BIT FET BUS-EXCHANGE SWITCHES

SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7	V
Continuous channel current		128 m	Α
Input clamp current, I _{IK} (V _I < 0)		–50 m	Α
Package thermal impedance, θ _{JA} (see Note 2)): DGG package	89°C/\	Ν
	DGV package	93°C/\	Ν
	DL package	94°C/\	Ν
Storage temperature range, T _{sto}		-65°C to 150°	С

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		SN54CB1	16209	SN74CBT1	UNIT	
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	4	5.5	V
VIH	High-level control input voltage	2		2		V
VIL	Low-level control input voltage		0.8		0.8	V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CONDITIONS				MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$				-1.2	V
I.		$V_{CC} = 0$,	V _I = 5.5 V				10	
l II		V _{CC} = 5.5 V,	$V_I = 5.5 \text{ V or GND}$				±1	μΑ
Icc		$V_{CC} = 5.5 \text{ V},$	$I_{O} = 0$,	$V_I = V_{CC}$ or GND			3	μΑ
∆lcc§	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V, Other inputs at V _{CC} or GND				2.5	mA
Ci	Control inputs	V _I = 3 V or 0			4		pF	
C _{io(OFF)}		$V_0 = 3 \text{ V or } 0,$	S0, S1, or S2 = V _{CC}	;		7.5		pF
		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA				
r_{on} ¶			V _I = 0	I _I = 64 mA		4	8	Ω
		$V_{CC} = 4.5 \text{ V}$	v = 0	I _I = 30 mA		4	8	
			V _I = 2.4 V,	I _I = 15 mA		6	15	

[‡] All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

[¶] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SN54CBT16209, SN74CBT16209A 18-BIT FET BUS-EXCHANGE SWITCHES

SCDS006K - NOVEMBER 1992 - REVISED MAY 1998

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54CBT16209				SN74CBT16209A				
PARAMETER	FROM (INPUT)		V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd} †	A or B	B or A				0.8*		0.35		0.25	ns
t _{pd}	S	A or B		14	2	13.1		9.9	1.5	9	ns
t _{en}	S	A or B		16	1.7	15.3		10.3	1.5	9.8	ns
t _{dis}	S	A or B		14.5	1	13.2		9.3	1.5	8.8	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

PARAMETER MEASUREMENT INFORMATION **TEST** S1 Open **500** Ω Open tpd From Output tPLZ/tPZL 7 V **Under Test Ģ GND** tPHZ/tPZH Open $C_1 = 50 pF$ 500 Ω (see Note A) Output 3 V Control 1.5 V (low-level LOAD CIRCUIT enabling) **tPZL** Output 3.5 V Waveform 1 1.5 V Input S1 at 7 V V_{OL} + 0.3 V 1.5 V (see Note B) tPHZ → tPZH **tPHL** Output Waveform 2 V_{OH} - 0.3 V Output S1 at Open 0 V (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES PROPAGATION DELAY TIMES**

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_\Gamma \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated