

# High Performance 4/8 Channel Fault-Protected Analog Multiplexers

# ADG438F/ADG439F\*

#### **FEATURES**

Fast Switching Times

t<sub>ON</sub> 250 ns max

t<sub>OFF</sub> 150 ns max

Fault and Overvoltage Protection (-40 V, +55 V)

All Switches OFF with Power Supply OFF

Analog Output of ON Channel Clamped Within Power Supplies If an Overvoltage Occurs

Latch-Up Proof Construction


Break Before Make Construction


TTL and CMOS Compatible Inputs

#### **APPLICATIONS**

Data Acquisition Systems
Industrial and Process Control Systems
Avionics Test Equipment
Signal Routing Between Systems
High Reliability Control Systems

#### FUNCTIONAL BLOCK DIAGRAMS





#### **GENERAL DESCRIPTION**

The ADG438F/ADG439F are CMOS analog multiplexers, the ADG438F comprising 8 single channels and the ADG439F comprising four differential channels. These multiplexers provide fault protection. Using a series n-channel, p-channel, n-channel MOSFET structure, both device and signal source protection is provided in the event of an overvoltage or power loss. The multiplexer can withstand continuous overvoltage inputs from -40 V to +55 V. During fault conditions, the multiplexer input (or output) appears as an open circuit and only a few nanoamperes of leakage current will flow. This protects not only the multiplexer and the circuitry driven by the multiplexer, but also protects the sensors or signal sources which drive the multiplexer.

The ADG438F switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and A2. The ADG439F switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on each device is used to enable or disable the device. When disabled, all channels are switched OFF.

#### PRODUCT HIGHLIGHTS

- 1. Fault Protection.
  - The ADG438F/ADG439F can withstand continuous voltage inputs up to -40 V or +55 V. When a fault occurs due to the power supplies being turned off, all the channels are turned off and only a leakage current of a few nanoamperes flows.
- 2. ON channel turns OFF while fault exists.
- 3. Low Ron.
- 4. Fast Switching Times.
- 5. Break-Before-Make Switching.
  Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- 6. Trench Isolation Eliminates Latch-up.

  A dielectric trench separates the p- and n-channel MOSFETs thereby preventing latch-up.
- 7. Improved OFF Isolation.
  Trench isolation enhances the channel-to-channel isolation of the ADG438F/ADG439F.

\*Patent Pending

# ADG438F/ADG439F—SPECIFICATIONS<sup>1</sup>

**Dual Supply**  $(V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, \text{GND} = 0 \text{ V}, \text{ unless otherwise noted})$ 

		B Version			
Parameter	+25°C	−40°C to +85°C	-40°C to +105°C	Units	Test Conditions/Comments
ANALOG SWITCH	1230	.05 6	1105 G	Cints	Tot conditions, comments
Analog Signal Range		$V_{SS} + 1.2$	$V_{SS} + 1.2$	V min	
Thialog Oighai Range		$V_{DD} - 0.8$	$V_{DD} - 0.8$	V max	
$R_{ON}$		400	400	Ω max	$-10 \text{ V} \le \text{V}_{\text{S}} \le +10 \text{ V}, \text{I}_{\text{S}} = 1 \text{ mA};$
$\Delta R_{ON}$		5	5	% max	$-5 \text{ V} \le \text{V}_S \le +5 \text{ V}, \text{ I}_S = 1 \text{ mA};$
R <sub>ON</sub> Drift	0.6	,	3	%/°C typ	$V_S = 0$ V, $I_S = 1$ mA
R <sub>ON</sub> Match	3	3	3	% max	$V_S = \pm 10 \text{ V}, I_S = 1 \text{ mA}$
LEAKAGE CURRENTS	1		_	, , , , , , , , , , , , , , , , , , , ,	13 = 11 1,1-3 = 1-11
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			n A tren	$V_D = \pm 10 \text{ V}, V_S = \mp 10 \text{ V};$
Source Off Leakage Is (Off)	±0.01	±2	±5	nA typ nA max	$v_D - \pm 10 \text{ V}, v_S - \pm 10 \text{ V},$ Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01	12	±9	nA typ	V <sub>D</sub> = $\pm 10$ V, V <sub>S</sub> = $\mp 10$ V;
ADG438F	±0.51	±5	±30	nA typ	Test Circuit 3
ADG438F	±0.5	±5	±15	nA max	rest circuit 5
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01	± <i>J</i>	±13	nA typ	$V_S = V_D = \pm 10 \text{ V};$
ADG438F	±0.51	±5	±30	nA max	Test Circuit 4
ADG439F	±0.5	±5	±15	nA max	1 cst Gheuit 4
	±0.5		-13	III III III	
FAULT	1000				W CONTROL TO WWW ON TO CO. I. C.
Output Leakage Current	±0.02	1.0	1.10	nA typ	$V_S = -33 \text{ V}, +33 \text{ V} \text{ or } +50 \text{ V}, V_D = 0 \text{ V}, \text{ Test Circuit } 3$
(With Overvoltage)	±0.1	±2	±10	μA max	W = 105 W W = =10 W T + O' '+ 5
Input Leakage Current	±0.005		1.0	μA typ	$V_S = \pm 25 \text{ V}, V_D = \mp 10 \text{ V}, \text{ Test Circuit 5}$
(With Overvoltage)	±0.1	±1	±2	μA max	V - 125 V V - V - A0 A1 A2 - 0 V
Input Leakage Current	±0.001	1.1	1.4	μA typ	$V_S = \pm 25 \text{ V}, V_D = V_{EN} = A0, A1, A2 = 0 \text{ V}$ Test Circuit 6
(With Power Supplies OFF)	±0.1	±1	±4	μA max	Test Circuit 6
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>		±1	±1	μA max	$V_{IN} = 0 \text{ or } V_{DD}$
C <sub>IN</sub> , Digital Input Capacitance	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>TRANSITION</sub>	170			ns typ	$R_{L} = 1 \text{ M}\Omega$ , $C_{L} = 35 \text{ pF}$ ;
	220	300	320	ns max	$V_{S1} = \pm 10 \text{ V}, V_{S8} = \pm 10 \text{ V}; \text{ Test Circuit 7}$
$t_{OPEN}$	10	10	10	ns min	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF};$
0121					$V_S = +5 \text{ V}$ ; Test Circuit 8
$t_{ON}$ (EN)	200			ns typ	$R_{L} = 1 \text{ k}\Omega, C_{L} = 35 \text{ pF};$
0.11 ( )	250	300	300	ns max	$V_S = +5 \text{ V}$ ; Test Circuit 9
$t_{OFF}$ (EN)	110			ns typ	$R_{L} = 1 \text{ k}\Omega, C_{L} = 35 \text{ pF};$
	150	180	180	ns max	$V_S = +5 \text{ V}$ ; Test Circuit 9
t <sub>SETT</sub> , Settling Time					
0.1%		0.5	0.5	μs typ	$R_L = 1 \text{ k}\Omega, C_L = 35 \text{ pF};$
0.01%		1.7	1.7	μs typ	$V_S = +5 \text{ V}$
Charge Injection	4			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{Test Circuit } 10$
OFF Isolation	80			dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ;
					$V_S = 7 \text{ V rms}$ ; Test Circuit 11
Channel-to-Channel Crosstalk	85			dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ;
					$V_S = 7 \text{ V rms}$ ; Test Circuit 12
$C_{S}(OFF)$	5			pF typ	
$C_{D}(OFF)$				_	
ADG438F	50			pF typ	
ADG439F	25			pF typ	
POWER REQUIREMENTS					
$I_{ m DD}$	0.05			mA typ	$V_{IN} = 0 \text{ V or } 5 \text{ V}$
	0.15	0.25	0.25	mA max	
$I_{SS}$	0.01			mA typ	
	0.02	0.04	0.04	mA max	
					1

NOTES  $^1Temperature$  range is as follows: B Version:  $-40^{\circ}C$  to +105°C.  $^2Guaranteed$  by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS\*

	$(T_{\lambda})$	=	+25°C	unless	otherwise	noted)
--	-----------------	---	-------	--------	-----------	--------

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$ +44 $V$
$V_{DD}$ to GND0.3 V to +25 V
$V_{SS}$ to GND +0.3 V to -25 V
$V_{EN}$ , $V_A$ Digital Input 0.3 V to $V_{DD}$ + 2 V or 20 mA,
Whichever Occurs First
$V_S$ , Analog Input Overvoltage with Power ON $V_{SS}$ – 25 V
to $V_{\mathrm{DD}}$ + 40 $V$
V <sub>S</sub> , Analog Input Overvoltage with Power OFF
Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max) 40 mA
Operating Temperature Range
Industrial (B Version)40°C to +105°C
Storage Temperature Range65°C to +150°C
Junction Temperature+150°C
Plastic Package

Plastic Package Lead Temperature, Soldering (10 sec) . . . . . . +260°C SOIC Package

 $\theta_{IA}$ , Thermal Impedance

Narrow Body	
Wide Body	90°C/W
Lead Temperature, Soldering	

Vapor Phase (60 sec) .......+215°C Infrared (15 sec) . . . . . . . . . . . . . +220°C

#### **ORDERING GUIDE**

Model	Temperature Range	Package Option*
ADG438FBN	-40°C to +105°C	N-16
ADG438FBR	-40°C to +105°C	R-16N
ADG439FBN	-40°C to +105°C	N-16
ADG439FBR	-40°C to +105°C	R-16N
ADG439FBRW	-40°C to +105°C	R-16W

<sup>\*</sup>N = Plastic DIP; R-16N = 0.15" Small Outline IC (SOIC); R-16W = 0.3" Small Outline IC (SOIC).

#### Table I. ADG438F Truth Table

A2	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care

Table II. ADG439F Truth Table

A1	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

#### ADG438F/ADG439F PIN CONFIGURATIONS

#### DIP/SOIC

#### **DIP/SOIC**

A0 1 EN 2 V <sub>SS</sub> 3 S1 4 S2 5 S3 6 S4 7 D 8	• ADG438F TOP VIEW (Not to Scale)	16 15 14 13 12 11 10 9	A1 A2 GND V <sub>DD</sub> S5 S6 S7 S8
--	---	---	---------------------------------------

	A0 EN V <sub>SS</sub> S1A S2A S3A S4A	3 4 5	• ADG439F TOP VIEW (Not to Scale)	16 15 14 13 12 11 10 9	A1 GND V <sub>DD</sub> S1B S2B S3B S4B DB
--	---	-------	---	---	---

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG438F/ADG439F features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

#### **TERMINOLOGY**

77	Most positive nerves supply potential	
$V_{ m DD}$	Most positive power supply potential.	
$V_{SS}$	Most negative power supply potential.	
GND	Ground (0 V) reference.	
R <sub>ON</sub>	Ohmic resistance between D and S.	
$\Delta R_{\mathrm{ON}}$	R <sub>ON</sub> variation due to a change in the analog input voltage with a constant load current.	
R <sub>ON</sub> Drift	Change in $R_{ON}$ when temperature changes by one degree Celsius.	
R <sub>ON</sub> Match	Difference between the $R_{\rm ON}$ of any two channels.	
I <sub>S</sub> (OFF)	Source leakage current when the switch is off.	
I <sub>D</sub> (OFF)	Drain leakage current when the switch is off.	
$I_D$ , $I_S$ (ON)	Channel leakage current when the switch is on.	
$V_{D}(V_{S})$	Analog voltage on terminals D, S.	
C <sub>S</sub> (OFF)	Channel input capacitance for "OFF" condition.	
C <sub>D</sub> (OFF)	Channel output capacitance for "OFF" condition.	
$C_D, C_S(ON)$	"ON" switch capacitance.	
$C_{IN}$	Digital input capacitance.	
t <sub>ON</sub> (EN)	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.	
t <sub>OFF</sub> (EN)	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.	
t <sub>TRANSITION</sub>	Delay time between the 50% and 90% points of the digital inputs and the switch "ON" condition when switching from one address state to another.	
t <sub>OPEN</sub>	"OFF" time measured between 80% points of both switches when switching from one address state to another.	
$V_{INL}$	Maximum input voltage for Logic "0".	
V <sub>INH</sub>	Minimum input voltage for Logic "1".	
$I_{INL}$ $(I_{INH})$	Input current of the digital input.	
Off Isolation	A measure of unwanted signal coupling through an "OFF" channel.	
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.	
	during switching.	
$I_{DD}$	Positive supply current.	

# **Typical Performance Graphs**




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ )




Figure 2. Input Leakage Current as a Function of  $V_S$  (Power Supplies OFF) During Overvoltage Conditions




Figure 3. Output Leakage Current as a Function of  $V_S$  (Power Supplies ON) During Overvoltage Conditions




Figure 4. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 5. Input Leakage Current as a Function of  $V_S$  (Power Supplies ON) During Overvoltage Conditions




Figure 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




Figure 7. Leakage Currents as a Function of Temperature




Figure 8. Switching Time vs. Power Supply




Figure 9. Switching Time vs. Temperature

#### THEORY OF OPERATION

The ADG438F/ADG439F multiplexers are capable of withstanding overvoltages from -40 V to +55 V, irrespective of whether the power supplies are present or not. Each channel of the multiplexer consists of an n-channel MOSFET, a p-channel MOSFET and an n-channel MOSFET, connected in series. When the analog input exceeds the power supplies, one of the MOSFETs will switch off, limiting the current to sub-microamp levels, thereby preventing the overvoltage from damaging any circuitry following the multiplexer. Figure 12 illustrates the channel architecture that enables these multiplexers to withstand continuous overvoltages.

When an analog input of  $V_{SS}+1.2~V$  to  $V_{DD}-0.8~V$  is applied to the ADG438F/ADG439F, the multiplexer behaves as a standard multiplexer, with specifications similar to a standard multiplexer, for example, the on-resistance is 180  $\Omega$  typically. However, when an overvoltage is applied to the device, one of the three MOSFETs will turn off.

Figures 10 to 13 show the conditions of the three MOSFETs for the various overvoltage situations. When the analog input applied to an ON channel approaches the positive power supply line, the n-channel MOSFET turns OFF since the voltage on the analog input exceeds the difference between  $V_{\rm DD}$  and the




Figure 10. +55 V Overvoltage Input to the ON Channel




Figure 11. –40 V Overvoltage on an OFF Channel with Multiplexer Power ON

n-channel threshold voltage ( $V_{TN}$ ). When a voltage more negative than  $V_{SS}$  is applied to the multiplexer, the p-channel MOSFET will turn off since the analog input is more negative than the difference between  $V_{SS}$  and the p-channel threshold voltage ( $V_{TP}$ ).

When the power supplies are present but the channel is off, again either the p-channel MOSFET or one of the n-channel MOSFETs will remain off when an overvoltage occurs.

Finally, when the power supplies are off, the gate of each MOSFET will be at ground. A negative overvoltage switches on the first n-channel MOSFET but the bias produced by the overvoltage causes the p-channel MOSFET to remain turned off. With a positive overvoltage, the first MOSFET in the series will remain off since the gate to source voltage applied to this MOSFET is negative.

During fault conditions, the leakage current into and out of the ADG438F/ADG439F is limited to a few microamps. This protects the multiplexer and succeeding circuitry from over stresses as well as protecting the signal sources which drive the multiplexer. Also, the other channels of the multiplexer will be undisturbed by the overvoltage and will continue to operate normally.




Figure 12. +55 V Overvoltage with Power OFF






Figure 13. -40 V Overvoltage with Power OFF


## **Test Circuits**




Test Circuit 1. On Resistance



Test Circuit 2. Is (OFF)




Test Circuit 3. I<sub>D</sub> (OFF)




Test Circuit 4. I<sub>D</sub> (ON)

Test Circuit 5. Input Leakage Current (with Overvoltage)


Test Circuit 6. Input Leakage Current (with Power Supplies OFF)




Test Circuit 7. Switching Time of Multiplexer, t<sub>TRANSITION</sub>




Test Circuit 8. Break-Before-Make Delay, t<sub>OPEN</sub>




Test Circuit 9. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)






Test Circuit 10. Charge Injection



Test Circuit 11. OFF Isolation





Test Circuit 12. Channel-to-Channel Crosstalk

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 16-Lead Plastic (N-16)





#### (Narrow Body) 0.3937 (10.00) 0.3859 (9.80) 0.1574 (4.00) 0.2440 (6.20) 0.1497 (3.80) 0.2284 (5.80) ▮ ▮. 0.0688 (1.75) 0.0196 (0.50) 0.0098 (0.25) 0.0532 (1.35) 0.0099 (0.25) 0.0040 (0.10) 0.0192 (0.49) SEATING PLANE $\begin{array}{c} 0.0192 \ (0.49) \\ \hline 0.0138 \ (0.35) \end{array} \begin{array}{c} 0.0099 \ (0.25) \\ \hline 0.0075 \ (0.19) \end{array}$ 0.0500 (1.27) 0.0160 (0.41)

16-Lead SOIC (R-16N)