捷多邦,专业PCB打样**SN54AH©1038**出**SN**74AHC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS


SCLS258I - DECEMBER 1995 - REVISED JANUARY 2000

- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per
 MIL-STD-833, Method 3015; Exceeds 200 V
 Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs


description

'AHC138 decoders/demultiplexers designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. high-performance memory systems, decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

SN54AHC138 . . . J OR W PACKAGE SN74AHC138 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHC138 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54AHC138 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC138 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FPIC is a trademark of Texas Instruments Incorporated.




SN54AHC138, SN74AHC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS258I - DECEMBER 1995 - REVISED JANUARY 2000

FUNCTION TABLE

ENA	ENABLE INPUTS			SELECT INPUTS			OUTPUTS						
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
X	X	Н	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	X	X	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L


logic symbols (alternatives)†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.



logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)).5 V
Input clamp current, $I_{ K }(V_{ } < 0)$) mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) ±20) mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ ± 25	5 mA
Continuous current through V _{CC} or GND±75	5 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	C/W
DB package	C/W
DGV package	C/W
N package	C/W
PW package	C/W
Storage temperature range, T _{stg} –65°C to 15	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The package thermal impedance is calculated in accordance with JESD 51.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

SN54AHC138, SN74AHC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS258I - DECEMBER 1995 - REVISED JANUARY 2000

recommended operating conditions (see Note 3)

			SN54A	HC138	SN74A		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V_{IH}	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
		$V_{CC} = 5.5 \text{ V}$	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ _I	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	VCC	V
		V _{CC} = 2 V		-50		-50	μΑ
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	IIIA
		V _{CC} = 2 V		50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA
A # / A > 4	languit transcition vine or fell rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		100		
Δt/Δν	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0$			20		20	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	vcc	T _A = 25°C			SN54AI	HC138	SN74AHC138		LINUT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		V
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		
Voн		4.5 V	4.4	4.5		4.4		4.4		
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
lį	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Ci	V _I = V _{CC} or GND	5 V		2	10				10	pF

 $^{^*}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.



SN54AHC138, SN74AHC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS258I - DECEMBER 1995 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	_Δ = 25°C	;	SN54A	HC138	SN74AI	HC138	UNIT			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
tPLH	A, B, C	Any Y	C _I = 15 pF		8.2*	11.4*	1*	13*	1	13	ns			
t _{PHL}	А, В, С	Ally I	GE = 13 bi		8.2*	11.4*	1*	13*	1	13	115			
tPLH	- G1	Any Y	C _I = 15 pF		8.1*	12.8*	1*	15*	1	15	ns			
^t PHL		Ally I	CL = 13 pr		8.1*	12.8*	1*	15*	1	15	115			
tPLH	<u>G</u> 2A, <u>G</u> 2B				Any Y	C ₁ = 15 pF		8.2*	11.4*	1*	13.5*	1	13.5	ns
t _{PHL}		Ally I	11y 1 OL = 13 pi		8.2*	11.4*	1*	13.5*	1	13.5	113			
t _{PLH}	A, B, C	Any Y	C ₁ = 50 pF		10	15.8	1	18	1	18	ns			
^t PHL		Ally I	CL = 50 pF		10	15.8	1	18	1	18] "			
tPLH	- G1	Any Y	C 50 pE		10.6	16.3	1	18.5	1	18.5	ns			
^t PHL		Ally I	C _L = 50 pF		10.6	16.3	1	18.5	1	18.5				
tPLH	G2A, G2B	Any Y	V C. 50 pF		10.7	14.9	1	17	1	17				
tPHL	GZA, GZB	Ally f	C _L = 50 pF		10.7	14.9	1	17	1	17	ns			

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD CAPACITANCE	T _A = 25°C		SN54AHC138		SN74AHC138		UNIT	
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A, B, C	Any Y	0. 45 = 5		5.7*	8.1*	1*	9.5*	1	9.5	
^t PHL		Ally I	C _L = 15 pF		5.7*	8.1*	1*	9.5*	1	9.5	ns
t _{PLH}	G1	Any Y	C _I = 15 pF		5.6*	8.1*	1*	9.5*	1	9.5	ns
t _{PHL}		Any f	CL = 15 pr		5.6*	8.1*	1*	9.5*	1	9.5	115
^t PLH	<u>G</u> 2A, <u>G</u> 2B	Any Y	C _I = 15 pF		5.8*	8.1*	1*	9.5*	1	9.5	ns
t _{PHL}		Ally I	OL = 13 pi		5.8*	8.1*	1*	9.5*	1	9.5	
^t PLH	A, B, C	Any Y	C _L = 50 pF		7.2	10.1	1	11.5	1	11.5	→ ns
t _{PHL}		Ally I			7.2	10.1	1	11.5	1	11.5	
t _{PLH}	G1	Anv	C _L = 50 pF		7.1	10.1	1	11.5	1	11.5	ns
t _{PHL}		Any Y			7.1	10.1	1	11.5	1	11.5	
t _{PLH}	G2A, G2B	Any Y	Y C _L = 50 pF		7.3	10.1	1	11.5	1	11.5	
t _{PHL}	GZA, GZB	Ally f			7.3	10.1	1	11.5	1	11.5	ns


^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	13	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION




Figure 2. 24-Bit Decoding Scheme

APPLICATION INFORMATION SN74AHC138 BIN/OCT VCC -A3 -ΕN A4 -**SN74AHC138** BIN/OCT ΕN **SN74AHC138** BIN/OCT ΕN **SN74AHC138** BIN/OCT ΕN

Figure 3. 32-Bit Decoding Scheme



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated