

查询AT303供应商

捷多邦, 专业PCB打样工厂, 24小时加急出货

ANSALDO

Ansaldo Trasporti s.p.a.
Unita' Semiconduttori

Via N. Lorenzi 8 - I 16152 GENOVA - ITALY
Tel. int. +39/(0)10 6556549 - (0)10 6556488
Fax Int. +39/(0)10 6442510
Tx 270318 ANSUSE I -

PHASE CONTROL THYRISTOR

AT303

Repetitive voltage up to **800 V**
Mean on-state current **1100 A**
Surge current **12 kA**

FINAL SPECIFICATION



feb 97 - ISSUE : 02

Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit
BLOCKING					
V _{RRM}	Repetitive peak reverse voltage		150	800	V
V _{RSM}	Non-repetitive peak reverse voltage		150	900	V
V _{DRM}	Repetitive peak off-state voltage		150	800	V
I _{RRM}	Repetitive peak reverse current	V=V _{RRM}	150	50	mA
I _{DRM}	Repetitive peak off-state current	V=V _{DRM}	150	50	mA
CONDUCTING					
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		1100	A
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Tc=85°C, double side cooled		1085	A
I _{TSM}	Surge on-state current	sine wave, 10 ms	150	12	kA
I ² t	I ² t	without reverse voltage		720 x1E3	A ² s
V _T	On-state voltage	On-state current = 1900 A	25	1.45	V
V _{T(TO)}	Threshold voltage		150	0.8	V
r _T	On-state slope resistance		150	0.340	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	From 75% V _{DRM} up to 1200 A, gate 10V 5ohm	150	200	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 75% of V _{DRM}	150	500	V/μs
t _d	Gate controlled delay time, typical	VD=200V, gate source 20V, 10 ohm, tr=.5 μs	25	1.5	μs
t _q	Circuit commutated turn-off time, typical	dV/dt = 20 V/μs linear up to 80% V _{DRM}			μs
Q _{rr}	Reverse recovery charge	di/dt=-60 A/μs, I= 1000 A	150		μC
I _{rr}	Peak reverse recovery current	VR= 50 V			A
I _H	Holding current, typical	VD=5V, gate open circuit	25	300	mA
I _L	Latching current, typical	VD=12V, tp=30μs	25		mA
GATE					
V _{GT}	Gate trigger voltage	VD=5V	25	3.5	V
I _{GT}	Gate trigger current	VD=5V	25	200	mA
V _{GD}	Non-trigger gate voltage, min.	VD=V _{DRM}	150	0.25	V
V _{FGM}	Peak gate voltage (forward)			30	V
I _{FGM}	Peak gate current			10	A
V _{RGM}	Peak gate voltage (reverse)			5	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		150	W
P _G	Average gate power dissipation			2	W
MOUNTING					
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		50	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink, double side cooled		15	°C/kW
T _j	Operating junction temperature			-30 / 150	°C
F	Mounting force			8.0 / 9.0	kN
Mass				85	g
ORDERING INFORMATION : AT303 S 08 standard specification ☐ VDRM&VRRM/100 ☐					



DISSIPATION CHARACTERISTICS


SQUARE WAVE

 T_h [°C] $P_F(AV)$ [W]


DISSIPATION CHARACTERISTICS

SINE WAVE

Th [°C]



PF(AV) [W]




AT303 PHASE CONTROL THYRISTOR


ANSALDO

FINAL SPECIFICATION feb 97 - ISSUE : 02




ON-STATE CHARACTERISTIC
 $T_J = 150\text{ }^{\circ}\text{C}$



SURGE CHARACTERISTIC
 $T_J = 150\text{ }^{\circ}\text{C}$



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < 0.03 mm and roughness $< 2\text{ }\mu\text{m}$.

In the interest of product improvement ANSALDO reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

