

[查询AT503S16供应商](#)



POSEICO SPA

Power SEMiconductors Italian Corporation

POSEICO S.p.A. 捷多邦, 专业PCB打样工厂, 24小时加急出货

Via N. Lorenzi 8, 16152 Genova - ITALY

Tel. ++ 39 010 6556234 - Fax ++ 39 010 6557519

Sales Office:

Tel. ++ 39 010 6556775 - Fax ++ 39 010 6442510

## PHASE CONTROL THYRISTOR

# AT503

Repetitive voltage up to **1600 V**  
Mean on-state current **445 A**  
Surge current **6.4 kA**

### FINAL SPECIFICATION

gen 03 - ISSUE : 03

| Symbol               | Characteristic                                   | Conditions                                           | T <sub>j</sub><br>[°C] | Value     | Unit  |
|----------------------|--------------------------------------------------|------------------------------------------------------|------------------------|-----------|-------|
| <b>BLOCKING</b>      |                                                  |                                                      |                        |           |       |
| V <sub>RRM</sub>     | Repetitive peak reverse voltage                  |                                                      | 125                    | 1600      | V     |
| V <sub>RSM</sub>     | Non-repetitive peak reverse voltage              |                                                      | 125                    | 1700      | V     |
| V <sub>DRM</sub>     | Repetitive peak off-state voltage                |                                                      | 125                    | 1600      | V     |
| I <sub>RRM</sub>     | Repetitive peak reverse current                  | V=V <sub>RRM</sub>                                   | 125                    | 30        | mA    |
| I <sub>DRM</sub>     | Repetitive peak off-state current                | V=V <sub>DRM</sub>                                   | 125                    | 30        | mA    |
| <b>CONDUCTING</b>    |                                                  |                                                      |                        |           |       |
| I <sub>T(AV)</sub>   | Mean on-state current                            | 180° sin, 50 Hz, Th=55°C, double side cooled         |                        | 445       | A     |
| I <sub>T(AV)</sub>   | Mean on-state current                            | 180° sin, 50 Hz, Tc=85°C, double side cooled         |                        | 355       | A     |
| I <sub>TSM</sub>     | Surge on-state current                           | sine wave, 10 ms                                     | 125                    | 6.4       | kA    |
| I <sup>2</sup> t     | I <sup>2</sup> t                                 | without reverse voltage                              |                        | 205 x1E3  | A²s   |
| V <sub>T</sub>       | On-state voltage                                 | On-state current = 800 A                             | 25                     | 1.45      | V     |
| V <sub>T(TO)</sub>   | Threshold voltage                                |                                                      | 125                    | 0.9       | V     |
| r <sub>T</sub>       | On-state slope resistance                        |                                                      | 125                    | 0.680     | mohm  |
| <b>SWITCHING</b>     |                                                  |                                                      |                        |           |       |
| di/dt                | Critical rate of rise of on-state current, min.  | From 75% V <sub>DRM</sub> up to 500 A, gate 10V 5ohm | 125                    | 200       | A/μs  |
| dv/dt                | Critical rate of rise of off-state voltage, min. | Linear ramp up to 70% of V <sub>DRM</sub>            | 125                    | 500       | V/μs  |
| t <sub>d</sub>       | Gate controlled delay time, typical              | VD=100V, gate source 10V, 10 ohm, tr=.5 μs           | 25                     | 1.6       | μs    |
| t <sub>q</sub>       | Circuit commutated turn-off time, typical        | dV/dt = 20 V/μs linear up to 75% V <sub>DRM</sub>    |                        | 200       | μs    |
| Q <sub>rr</sub>      | Reverse recovery charge                          | di/dt=-20 A/μs, I= 330A                              | 125                    |           | μC    |
| I <sub>rr</sub>      | Peak reverse recovery current                    | VR= 50 V                                             |                        |           | A     |
| I <sub>H</sub>       | Holding current, typical                         | VD=5V, gate open circuit                             | 25                     | 300       | mA    |
| I <sub>L</sub>       | Latching current, typical                        | VD=5V, tp=30μs                                       | 25                     | 700       | mA    |
| <b>GATE</b>          |                                                  |                                                      |                        |           |       |
| V <sub>GT</sub>      | Gate trigger voltage                             | VD=5V                                                | 25                     | 3.5       | V     |
| I <sub>GT</sub>      | Gate trigger current                             | VD=5V                                                | 25                     | 200       | mA    |
| V <sub>GD</sub>      | Non-trigger gate voltage, min.                   | VD=V <sub>DRM</sub>                                  | 125                    | 0.25      | V     |
| V <sub>FGM</sub>     | Peak gate voltage (forward)                      |                                                      |                        | 20        | V     |
| I <sub>FGM</sub>     | Peak gate current                                |                                                      |                        | 8         | A     |
| V <sub>RGM</sub>     | Peak gate voltage (reverse)                      |                                                      |                        | 5         | V     |
| P <sub>GM</sub>      | Peak gate power dissipation                      | Pulse width 100 μs                                   |                        | 75        | W     |
| P <sub>G</sub>       | Average gate power dissipation                   |                                                      |                        | 1         | W     |
| <b>MOUNTING</b>      |                                                  |                                                      |                        |           |       |
| R <sub>th(j-h)</sub> | Thermal impedance, DC                            | Junction to heatsink, double side cooled             |                        | 95        | °C/kW |
| R <sub>th(c-h)</sub> | Thermal impedance                                | Case to heatsink, double side cooled                 |                        | 20        | °C/kW |
| T <sub>j</sub>       | Operating junction temperature                   |                                                      |                        | -30 / 125 | °C    |
| F                    | Mounting force                                   |                                                      |                        | 4.9 / 5.9 | kN    |
| Mass                 |                                                  |                                                      |                        | 55        | g     |

ORDERING INFORMATION : AT503 S 16

standard specification

V<sub>DRM</sub>&V<sub>RRM</sub>/100

# AT503 PHASE CONTROL THYRISTOR




FINAL SPECIFICATION gen 03 - ISSUE : 03


## DISSIPATION CHARACTERISTICS

SQUARE WAVE

Th [°C]



PF(AV) [W]



# AT503 PHASE CONTROL THYRISTOR




FINAL SPECIFICATION gen 03 - ISSUE : 03


## DISSIPATION CHARACTERISTICS

SINE WAVE

Th [°C]



PF(AV) [W]




# AT503 PHASE CONTROL THYRISTOR




FINAL SPECIFICATION gen 03 - ISSUE : 03



ON-STATE CHARACTERISTIC  
 $T_j = 125^\circ\text{C}$



SURGE CHARACTERISTIC  
 $T_j = 125^\circ\text{C}$



TRANSIENT THERMAL IMPEDANCE  
DOUBLE SIDE COOLED



Dimensions  
in mm



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness  $< .03 \text{ mm}$  and roughness  $< 2 \text{ }\mu\text{m}$ .

In the interest of product improvement POSEICO S.p.A. reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

