



[查询AT505供应商](#)

POSEICO SPA

POWer SEMiconductors Italian COporation

捷多邦, 专业PCB打样工厂, 24小时加急出货

Via N. Lorenzi 8, 16152 Genova - ITALY

Tel. ++ 39 010 6556234 - Fax ++ 39 010 6557519

Sales Office:

Tel. ++ 39 010 6556775 - Fax ++ 39 010 6442510

PHASE CONTROL THYRISTOR

AT505

Repetitive voltage up to **1600 V**
Mean on-state current **430 A**
Surge current **5.6 kA**

FINAL SPECIFICATION

gen 03 - ISSUE : 05

Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit
BLOCKING					
V _{RRM}	Repetitive peak reverse voltage		125	1600	V
V _{RSM}	Non-repetitive peak reverse voltage		125	1700	V
V _{DRM}	Repetitive peak off-state voltage		125	1600	V
I _{RRM}	Repetitive peak reverse current	V=V _{RRM}	125	30	mA
I _{DRM}	Repetitive peak off-state current	V=V _{DRM}	125	30	mA
CONDUCTING					
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		430	A
I _{T(AV)}	Mean on-state current	180° sin, 50 Hz, Tc=85°C, double side cooled		340	A
I _{TSM}	Surge on-state current	sine wave, 10 ms	125	5.6	kA
I ² t	I ² t	without reverse voltage		157 x1E3	A²s
V _T	On-state voltage	On-state current = 800 A	25	1.55	V
V _{T(TO)}	Threshold voltage		125	1.0	V
r _T	On-state slope resistance		125	0.680	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	From 75% V _{DRM} up to 450 A, gate 10V 5ohm	125	200	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of V _{DRM}	125	500	V/μs
t _d	Gate controlled delay time, typical	VD=100V, gate source 10V, 10 ohm, tr=.5 μs	25	1.6	μs
t _q	Circuit commutated turn-off time, typical	dV/dt = 20 V/μs linear up to 75% V _{DRM}		200	μs
Q _{rr}	Reverse recovery charge	di/dt=-20 A/μs, I= 290 A	125		μC
I _{rr}	Peak reverse recovery current	VR= 50 V			A
I _H	Holding current, typical	VD=5V, gate open circuit	25	300	mA
I _L	Latching current, typical	VD=5V, tp=30μs	25	700	mA
GATE					
V _{GT}	Gate trigger voltage	VD=5V	25	3.5	V
I _{GT}	Gate trigger current	VD=5V	25	200	mA
V _{GD}	Non-trigger gate voltage, min.	VD=V _{DRM}	125	0.25	V
V _{FGM}	Peak gate voltage (forward)			20	V
I _{FGM}	Peak gate current			8	A
V _{RGM}	Peak gate voltage (reverse)			5	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		75	W
P _G	Average gate power dissipation			1	W
MOUNTING					
R _{th(j-h)}	Thermal impedance, DC	Junction to heatsink, double side cooled		95	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink, double side cooled		20	°C/kW
T _j	Operating junction temperature			-30 / 125	°C
F	Mounting force			4.9 / 5.9	kN
Mass				55	g

ORDERING INFORMATION : AT505 S 16

standard specification

VDRM&VRRM/100

AT505 PHASE CONTROL THYRISTOR




FINAL SPECIFICATION gen 03 - ISSUE : 05


DISSIPATION CHARACTERISTICS

SQUARE WAVE

T_h [°C]



$P_F(AV)$ [W]



AT505 PHASE CONTROL THYRISTOR




FINAL SPECIFICATION gen 03 - ISSUE : 05


DISSIPATION CHARACTERISTICS

SINE WAVE

T_h [°C]



$P_F(AV)$ [W]




AT505 PHASE CONTROL THYRISTOR




FINAL SPECIFICATION gen 03 - ISSUE : 05



ON-STATE CHARACTERISTIC
 $T_j = 125^\circ\text{C}$



SURGE CHARACTERISTIC
 $T_j = 125^\circ\text{C}$



TRANSIENT THERMAL IMPEDANCE
DOUBLE SIDE COOLED



Dimensions
in mm



Cathode terminal type DIN 46244 - A 4.8 - 0.8

Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness $< .03\text{ mm}$ and roughness $< 2\text{ }\mu\text{m}$.

In the interest of product improvement POSEICO S.p.A reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

