捷多邦,专业PCB打样工厂,24小时加**SNITA**AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES382G - MARCH 2002 - REVISED JUNE 2003

- Available in the Texas Instruments
 NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 2.5 ns at 1.8 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE (TOP VIEW)



YEA, YEP, YZA, OR YZP PACKAGE (BOTTOM VIEW)



description/ordering information

This bus buffer gate is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC1G125 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡	
维盾	NanoStar™ WCSP (DSBGA) – YEA		SN74AUC1G125YEAR	
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)		SN74AUC1G125YZAR	
-40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AUC1G125YEPR	UM_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	164	SN74AUC1G125YZPR	5C.COm
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G125DBVR	U25_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G125DCKR	UM_

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES382G - MARCH 2002 - REVISED JUNE 2003

description/ordering information (continued)


NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FUNCTION TABLE

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} – Input voltage range, V _I (see Note 1) – Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1)	-0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
YEP/YZP package	132°C/W
Storage temperature range, T _{stq}	35°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT SCES382G - MARCH 2002 - REVISED JUNE 2003

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	Vcc		
V_{IH}	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V
- 111		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		0.35 × V _{CC}	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	
VI	Input voltage		0	3.6	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 0.8 V		-0.7	
	High-level output current	V _{CC} = 1.1 V		-3	mA
IOH		V _{CC} = 1.4 V		- 5	
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
IOL	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	1
		V _{CC} = 0.8 V to 1.6 V		20	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		10	ns/V
		V _{CC} = 2.3 V to 2.7 V		3	
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES382G - MARCH 2002 - REVISED JUNE 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP†	MAX	UNIT
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} -0.1			
	$I_{OH} = -0.7 \text{ mA}$	0.8 V		0.55		
Vari	I _{OH} = -3 mA	1.1 V	0.8			V
VOH	$I_{OH} = -5 \text{ mA}$	1.4 V	1			V
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2			
	$I_{OH} = -9 \text{ mA}$	$_{\text{H}} = -9 \text{ mA}$ 2.3 V 1.8				1
	$I_{OL} = 100 \mu\text{A}$	0.8 V to 2.7 V			0.2	
	$I_{OL} = 0.7 \text{ mA}$	0.8 V		0.25		
V _{OL}	$I_{OL} = 3 \text{ mA}$	1.1 V			0.3	V
VOL	$I_{OL} = 5 \text{ mA}$	1.4 V			0.4	· I
	$I_{OL} = 8 \text{ mA}$	1.65 V			0.45	
	I _{OL} = 9 mA	2.3 V			0.6	
I _I A or \overline{OE} input	$V_I = V_{CC}$ or GND	0 to 2.7 V			±5	μΑ
l _{off}	V_I or $V_O = 2.7 V$	0			±10	μΑ
loz	$V_O = V_{CC}$ or GND	2.7 V			±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7 V			10	μΑ
Ci	$V_I = V_{CC}$ or GND	2.5 V		2.5		pF
Co	$V_O = V_{CC}$ or GND	2.5 V		5.5		pF

[†] All typical values are at $T_A = 25$ °C.

switching characteristics over recommended operating free-air temperature range, $C_L = 15 pF$ (unless otherwise noted) (see Figure 1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} =		V _{CC} =	= 1.5 V .1 V	_	C = 1.8		V _{CC} =		UNIT
		(1141 01)	(0011 01)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
	t _{pd}	А	Υ	4.7	0.8	3.6	0.4	2.3	‡	‡	‡	‡	‡	ns
	t _{en}	ŌĒ	Υ	5.4	0.7	4.1	0.5	2.6	‡	‡	‡	‡	‡	ns
	^t dis	ŌĒ	Υ	4.8	1.4	4.3	1.4	4	‡	‡	‡	‡	‡	ns

[‡] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V			V _{CC} =	UNIT	
	(INFOT)	(0011 01)	MIN	TYP	MAX	MIN	MAX	
^t pd	А	Υ	0.7	1.5	2.5	0.9	1.7	ns
t _{en}	ŌĒ	Υ	1	1.6	2.6	1.1	1.9	ns
^t dis	ŌĒ	Υ	1.8	2.2	3.1	0.8	1.7	ns




SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT SCES382G - MARCH 2002 - REVISED JUNE 2003

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST	V _{CC} = 0.8 V	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V	UNIT
		CONDITIONS	TYP	TYP	TYP	TYP	TYP	UNIT
Power Cpd dissipation capacitance	Outputs enabled	f = 10 MHz	14	14	14	15	16	pF
		Outputs disabled	1 = 10 WHZ	1.5	1.5	1.5	2	2.5

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND

V _{CC}	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



NOTES: A. C_I includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178 Variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203

YEA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.

NanoStar is a trademark of Texas Instruments.



YZA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is lead-free. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YEP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265