捷多邦,专业PCB打样工厂,24小时加急**SM74AUC245**OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES419A-JANUARY 2003-REVISED MARCH 2005

FEATURES

- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t_{nd} of 1.7 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

RGY PACKAGE (TOP VIEW) $\overline{\Box}$ 20 A1 19 OE A2 3 18 B1 A3 B2 В3 A4 16 A5 6 15 B4 **B**5 A6 **A7** 8 13 B6 В7 **A8** 9 12 WW.DZSC.

DESCRIPTION/ORDERING INFORMATION

This octal bus transceiver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T _A	PACE	(AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RGY	Tape and reel	SN74AUC245RGYR	MS245
-40 C to 65 C	VFBGA – GQN	Tape and reel	SN74AUC245GQNR	MS245

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




TERMINAL ASSIGNMENTS

	1	2	3	4
Α	A1	DIR	V _{CC}	ŌĒ
В	А3	B2	A2	B1
С	A5	A4	B4	В3
D	A7	В6	A6	B5
E	GND	A8	B8	В7

FUNCTION TABLE

INP	UTS	OPERATION
ŌΕ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the RGY package.



SCES419A-JANUARY 2003-REVISED MARCH 2005

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	3.6	V
VI	Input voltage range ⁽²⁾		-0.5	3.6	V
Vo	Voltage range applied to any output in the high	i-impedance or power-off state ⁽²⁾	-0.5	3.6	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±100	mA
0	Deckage thermal impedance	GQN package ⁽³⁾		78	°C/W
θ_{JA}	Package thermal impedance	RGY package ⁽⁴⁾		37	°C/VV
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 3) The package thermal impedance is calculated in accordance with JESD 51-7.
- (4) The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	V _{cc}	3.6	
V_{IH}	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$	3.6	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	3.6	
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V	0	$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V	0	0.7	
.,	Outrot valtage	Active state	0	V_{CC}	V
V _O	Output voltage	3-state	0	3.6	V
		V _{CC} = 0.8 V		-0.7	
		$V_{CC} = 1.1 \text{ V}$ igh-level output current $V_{CC} = 1.4 \text{ V}$ $V_{CC} = 1.65 \text{ V}$		-3	
I _{OH}	High-level output current			- 5	mA
				-8	
		V _{CC} = 2.3 V		-9	†
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
I_{OL}	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
Δt/Δν	Input transition rise or fall rate			20	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN74AUC245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS





Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1) MAX	UNIT			
	$I_{OH} = -100 \mu A$	0.8 V to 2.7 V	V _{CC} - 0.1				
	$I_{OH} = -0.7 \text{ mA}$	0.8 V	0.55	V			
V	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8				
V _{OH}	$I_{OH} = -5 \text{ mA}$	1.4 V	1	V			
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8				
	$I_{OL} = 100 \mu A$	0.8 V to 2.7 V	0.2				
	$I_{OL} = 0.7 \text{ mA}$	0.8 V	0.25				
V	$I_{OL} = 3 \text{ mA}$	1.1 V	0.3	V			
V _{OL}	$I_{OL} = 5 \text{ mA}$	1.4 V	0.4	V			
	$I_{OL} = 8 \text{ mA}$	1.65 V	0.45				
	$I_{OL} = 9 \text{ mA}$	2.3 V	0.6				
I _I All inputs	$V_I = V_{CC}$ or GND	0 to 2.7 V	±5	μΑ			
l _{off}	V_I or $V_O = 2.7 V$	0	±10	μΑ			
I _{OZ} ⁽²⁾	$V_O = V_{CC}$ or GND	2.7 V	±10	μΑ			
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	0.8 V to 2.7 V	20	μΑ			
C _i	$V_I = V_{CC}$ or GND	2.5 V	2.5 3	pF			
C _{io}	$V_O = V_{CC}$ or GND	2.5 V	7.5 8	pF			

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER FROM (INPUT) (OU		V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.			_C = 1.8 0.15 V		V _{CC} = ± 0.		UNIT
	(INPOT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t _{pd}	A or B	B or A	5	1	3.2	0.6	2	0.5	1	1.7	0.4	1.4	ns
t _{en}	ŌĒ	A or B	9	1.2	4.9	1	3	0.8	1.2	2.4	0.6	1.8	ns
t _{dis}	ŌĒ	A or B	9.5	1.9	5.7	1.2	4	0.9	1.9	4.1	0.6	2.9	ns

Switching Characteristics

over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	_C = 1.8 \ 0.15 V	/	V _{CC} = : ± 0.2	2.5 V 2 V	UNIT	
	(INFOT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	 	
t _{pd}	A or B	B or A	0.6	1.3	2.2	0.5	1.8	ns	
t _{en}	ŌĒ	A or B	1.1	1.5	3	1.1	2.4	ns	
t _{dis}	ŌĒ	A or B	1.6	2.2	4	0.8	2.6	ns	

⁽¹⁾ All typical values are at $T_A = 25^{\circ}C$. (2) For I/O ports, the parameter I_{OZ} includes the input leakage current.





SCES419A-JANUARY 2003-REVISED MARCH 2005


Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETE	ER .	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
0	Power	Outputs enabled	f 40 MH-	20	21	21	23	27	י
C _{pd}	dissipation capacitance	Outputs disabled	f = 10 MHz	1	1	1	1	1	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

V _{CC}	C _L	R _L	\mathbf{V}_{Δ}
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , slew rate \geq 1 V/ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

4-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74AUC245GQNR	ACTIVE	VFBGA	GQN	20	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74AUC245RGYR	ACTIVE	QFN	RGY	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74AUC245ZQNR	ACTIVE	VFBGA	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)


PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265