
SCES483 - AUGUST 2003

- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 1.8 ns at 1.8-V
- Low Power Consumption, 10-μA Max Icc.
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



### description/ordering information

This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	QFN – RGY	Tape and reel	SN74AUC74RGYR	MS74	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

	INP	OUTPUTS			
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
X	L	X	X	L	Н
_H.c.	CH T	$\uparrow$	Н	Н	L
Н	Н	$\uparrow$	L	L	Н
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN74AUC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCES483 - AUGUST 2003

### logic diagram, each flip-flop (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub>	
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	47°C/W
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-5.



# SN74AUC74 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH CLEAR AND PRESET SCES483 - AUGUST 2003

### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		0.8	2.7	V	
		V <sub>CC</sub> = 0.8 V	VCC			
$V_{IH}$	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7			
		V <sub>CC</sub> = 0.8 V		0		
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		0.35 × V <sub>CC</sub>	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
٧ı	Input voltage	-	0	3.6	V	
٧o	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 0.8 V		-0.7		
		V <sub>CC</sub> = 1.1 V		-3		
loh	High-level output current	V <sub>CC</sub> = 1.4 V		<b>-</b> 5	mA	
		V <sub>CC</sub> = 1.65 V		-8		
		V <sub>CC</sub> = 2.3 V		-9		
		V <sub>CC</sub> = 0.8 V		0.7		
		V <sub>CC</sub> = 1.1 V		3		
IOL	Low-level output current	V <sub>CC</sub> = 1.4 V		5	mA	
		V <sub>CC</sub> = 1.65 V		8		
		V <sub>CC</sub> = 2.3 V		9		
Δt/Δν	Input transition rise or fall rate			20	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDI	TIONS		VCC	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA			0.8 V to 2.7 V	V <sub>CC</sub> -0.1				
		$I_{OH} = -0.7 \text{ mA}$		0.8 V		0.55				
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		$I_{OH} = -3 \text{ mA}$			1.1 V	0.8			V	
VOH		I <sub>OH</sub> = -5 mA			1.4 V	1			V	
		I <sub>OH</sub> = -8 mA			1.65 V	1.2				
		I <sub>OH</sub> = -9 mA			2.3 V	2.3 V 1.8				
		I <sub>OL</sub> = 100 μA			0.8 V to 2.7 V			0.2		
		I <sub>OL</sub> = 0.7 mA			0.8 V		0.25			
\ \/ ~ .		I <sub>OL</sub> = 3 mA		1.1 V			0.3	V		
VOL		I <sub>OL</sub> = 5 mA			1.4 V			0.4	V	
		I <sub>OL</sub> = 8 mA			1.65 V			0.45		
		I <sub>OL</sub> = 9 mA			2.3 V			0.6		
ΙΙ		$V_I = V_{CC}$ or GND			0 to 2.7 V			±5	μΑ	
l <sub>off</sub>		$V_I$ or $V_O = 2.7 V$			0			±10	μΑ	
ICC		$V_I = V_{CC}$ or GND,	IO = 0		0.8 V to 2.7 V			10	μА	
C.	D inputs	$V_I = V_{CC}$ or GND			2.5 V		2		~F	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND			2.5 V		2.5		pF	

<sup>†</sup> All typical values are at  $T_A = 25$ °C.



# SN74AUC74 **DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS** WITH CLEAR AND PRESET SCES483 – AUGUST 2003

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> =		UNIT						
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub> Clock frequency		100		225		250		300		350	MHz	
	Pulse duration	CLK high or low	4.6	1.3		0.6		0.5		0.5		
t <sub>W</sub>		CLR low	6.6	2		1.5		1.5		1.5		ns
		PRE low	4.8	1.8		1.5		1.5		1.5		
		Data	2.3	1		0.6		0.6		0.7		ns
t <sub>su</sub>	Setup time before CLK1	CLR inactive	0	0		0		0		0.3		
	belole CLK1	PRE inactive	0	0	·	0		0.2		0.3		
th	Hold time, data	a after CLK↑	2.1	0.3	·	0.3		0.3		0.3		ns

### switching characteristics over recommended operating free-air temperature range, $C_L$ = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> =	: 1.2 V 1 V	V <sub>CC</sub> =	: 1.5 V .1 V		C = 1.8		V <sub>CC</sub> = ± 0.		UNIT
	(1141 01)	(0011 01)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			100	225		250		300			350		MHz
	CLK		9.5	1.3	4	0.7	2.5	0.5	1.2	2.1	0.5	1.4	
t <sub>pd</sub>	CLR	Q or $\overline{Q}$	10.5	1.5	4.1	1.1	2.9	0.9	1.4	2.4	0.7	1.6	ns
	PRE		12	1.6	4.7	1.1	2.8	0.9	1.4	2.4	0.7	1.6	

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		(0011 01)	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			300			350		MHz
	CLK		1.2	1.9	2.8	1	2.2	
<sup>t</sup> pd	CLR	Q or $\overline{\mathbb{Q}}$	1.3	2.1	3	1.1	2.4	ns
	PRE		1.3	2.1	3.1	1.1	2.5	


## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER		TEST	VCC = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			CONDITIONS	TYP	TYP	TYP	TYP	TYP	ONIT
	C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	36	36	36	37	41	pF




SCES483 - AUGUST 2003

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND

V <sub>CC</sub>	CL	RL	$v_{\scriptscriptstyle\Delta}$
0.8 V	15 pF	<b>2 k</b> Ω	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 Ω	0.15 V
		1	1




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





- NOTES:
- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads. E. Package complies to JEDEC MO-241 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265