SCES613A - OCTOBER 2004 - REVISED DECEMBER 2004

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Single-Supply Voltage Translator
 - 1.8 V to 3.3 V (at $V_{CC} = 3.3 \text{ V}$)
 - $2.5 \text{ V to } 3.3 \text{ V (at V}_{CC} = 3.3 \text{ V)}$
 - 1.8 V to 2.5 V (at $V_{CC} = 2.5 \text{ V}$)
 - $3.3 \text{ V to } 2.5 \text{ V (at V}_{CC} = 2.5 \text{ V)}$
- **Nine Configurable Gate Logic Functions**
- Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
- Ioff Supports Partial-Power-Down Mode With Low Leakage Current (0.5 μA)
- 200-ns/V Input Rise/Fall Time Allows Slow Transition of Input Signal

Very Low Static and Dynamic Power Consumption

- Pb-Free Packages Available: SOT-23 (DBV), SC-70 (DCK), WCSP (NanoFree)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Performance Tested Per JESD 22**
 - 2000-V Human-Body Model (A114-B, Class II)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Related Devices: AUP1T98/57/58

DBV OR DCK PACKAGE (TOP VIEW)

1 VCC GND [

YEP OR YZP PACKAGE (BOTTOM VIEW)

description/ordering information

AUP technology is the industry's lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T97 is designed for logic level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V V_{CC} supply.

The wide V_{CC} range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs ($\Delta V_T = 210 \text{ mV}$ between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog-mixed mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and also allow for slow input signal transition.

The AUP1T97 can be easily configured to perform a required gate function by connecting A, B, and C inputs to V_{CC} or ground (see Function Selection Table). Up to nine commonly used logic gate functions can be performed.

 I_{off} is a feature that allows for powered-down conditions ($V_{\text{CC}} = 0 \text{ V}$) and is important in portable and mobile applications. When $V_{CC} = 0 \text{ V}$, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage will occur to the device under these conditions.

AUP1T97 is designed with optimized current drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high drive outputs.

Nanostar™ and Nanofree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

hoStar and NanoFree are trademarks of Texas Instruments.



SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS SCES613A – OCTOBER 2004 – REVISED DECEMBER 2004

description/ordering information (continued)

ORDERING INFORMATION

TA	PACKAGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡	
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AUP1T97YEPR	TIL
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reel	SN74AUP1T97YZPR	TH_
	SOT (SOT-23) – DBV	Tape and reel	SN74AUP1T97DBVR	HT4_
	SOT (SC-70) – DCK	Tape and reel	SN74AUP1T97DCKR	TH_

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION SELECTION TABLE

LOGIC FUNCTION	FIGURE NO.
2-to-1 data selector	5
2-input AND gate	6
2-input OR gate with one inverted input	7
2-input NAND gate with one inverted input	7
2-input AND gate with one inverted input	8
2-input NOR gate with one inverted input	8
2-input OR gate	9
Inverter	10
Noninverted buffer	11



DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition $(1 = SnPb, \bullet = Pb-free).$

SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS

SCES613A - OCTOBER 2004 - REVISED DECEMBER 2004




Figure 1. AUP - The Lowest-Power Family




Figure 2. Excellent Signal Integrity




Figure 3. Possible Voltage Translation Combinations




Figure 4. Switching Thresholds for 1.8-V to 3.3-V Translation




SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS SCES613A – OCTOBER 2004 – REVISED DECEMBER 2004

FUNCTION TABLE

	INPUTS		OUTPUT
С	В	Α	Υ
L	L	L	L
L	L	Н	L
L	Н	L	Н
L	Н	Н	Н
Н	L	L	L
Н	L	Н	Н
Н	Н	L	L
Н	Н	Н	Н

logic diagram (positive logic)



SCES613A – OCTOBER 2004 – REVISED DECEMBER 2004

logic configurations




Figure 5. 157: 2-to-1 Data Selector/MUX When C is L, Y = B When C is H, Y = A




Figure 6. 08: 2-Input AND Gate




Figure 7. 14+32/14+00: 2-Input OR/NAND Gate With One Inverted Input




Figure 8. 14+08/14+02: 2-Input AND/NOR Gate With One Inverted Input




Figure 9. 32: 2-Input OR Gate




Figure 10. 04/14: Inverter




Figure 11. 17/34: Noninverted Buffer



SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS

SCES613A – OCTOBER 2004 – REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0. Input voltage range, V _I (see Note 1) –0.	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	5 V to 4.6 V
Output voltage range in the high or low state, V _O (see Note 1)	√ _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): DBV package	165°C/W
DCK package	259°C/W
YEP/YZP package	123°C/W
Storage temperature range, T _{stg} 65	°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
VI	Input voltage		0	3.6	V	
VO	Output voltage		0	VCC	V	
	I Pak Javal autout aumant	V _{CC} = 2.3 V		-3.1	4	
ІОН	High-level output current	V _{CC} = 3 V		-4	mA	
	Lave lavel autout aumont	V _{CC} = 2.3 V		3.1	A	
lOL	Low-level output current	V _{CC} = 3 V		4	mA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$		200	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS SCES613A - OCTOBER 2004 - REVISED DECEMBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	T _A :	= 25°C	T _A = -40 TO 85°		UNIT	
			MIN	TYP MAX	MIN	MAX		
V _{T+} Positive-going		2.3 V to 2.7 V	0.6	1.1	0.6	1.1	V	
input threshold voltage		3 V to 3.6 V	0.75	1.16	0.75	1.19	V	
V _T _ Negative-going		2.3 V to 2.7 V	0.35	0.6	0.35	0.6	V	
input threshold voltage		3 V to 3.6 V	0.5	0.85	0.5	0.85	·	
ΔVT		2.3 V to 2.7 V	0.23	0.6	0.17	0.6	.,	
Hysteresis (V _{T+} - V _{T-})		3 V to 3.6 V	0.25	0.56	0.21	0.56	V	
	$I_{OH} = -20 \mu\text{A}$	2.3 V to 3.6 V	V _{CC} - 0.1		V _{CC} - 0.1			
	$I_{OH} = -2.3 \text{ mA}$	0.01/	2.05		1.97			
VOH	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.9		1.85		V	
	$I_{OH} = -2.7 \text{ mA}$	0.1/	2.72		2.67			
	$I_{OH} = -4 \text{ mA}$	3 V	2.6		2.55			
	I _{OL} = 20 μA	2.3 V to 3.6 V		0.1		0.1	0.1	
	I _{OL} = 2.3 mA	2.3 V		0.31		0.33		
VOL	I _{OL} = 3.1 mA	2.3 V		0.44		0.45	V	
	I _{OL} = 2.7 mA	3 V		0.31		0.33		
	I _{OL} = 4 mA	3 V		0.44		0.45		
I _I All inputs	$V_I = 3.6 \text{ V or GND}$	0 V to 3.6 V		0.1		0.5	μΑ	
loff	V_I or $V_O = 0 V$ to 3.6 V	0 V		0.1		0.5	μΑ	
$\Delta I_{ extsf{Off}}$	V_I or $V_O = 5.5 V$	0 V to 0.2 V		0.2		0.5	μΑ	
ICC	$V_I = 3.6 \text{ V or GND}, I_O = 0$	2.3 V to 3.6 V		0.5		0.9	μΑ	
Alex	One input at 0.3 V or 1.1 V, Other inputs at 0 or V _{CC} , I _O = 0	2.3 V to 2.7 V				4	μΑ	
ΔICC	One input at 0.45 V or 1.2 V, Other inputs at 0 or V _{CC} , I _O = 0	3 V to 3.6 V				12	μΛ	
Ci	V _I = V _{CC} or GND	3.3 V		1.5			pF	
Co	$V_O = V_{CC}$ or GND	3.3 V		3			pF	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V $_{\pm}$ 0.2 V, V_{I} = 1.8 V $_{\pm}$ 0.15 V (unless otherwise noted) (see Figure 12)

PARAMETER	PARAMETER	FROM	TO (OUTPUT)	CL	Т,	4 = 25°C	;	T _A = -	-40°C 5°C	UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX		
			5 pF	1.8	2.3	2.9	0.5	6.8		
			10 pF	2.3	2.8	3.4	1	7.9		
t _{pd} A, B, o	A, B, or C	Y	15 pF	2.6	3.1	3.8	1	8.7	ns	
			30 pF	3.8	4.4	5.1	1.5	10.8		



SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS

SCES613A – OCTOBER 2004 – REVISED DECEMBER 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V, V_I = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 12)

PARAMETER	FROM (INPUT)	TO	CL	Т,	4 = 25°C	;	T _A = -	-40°C 5°C	UNIT
		(OUTPUT)	_	MIN	TYP	MAX	MIN	MAX	
		Y	5 pF	1.8	2.3	3.1	0.5	6	
			10 pF	2.2	2.8	3.5	1	7.1	
tpd A, B, or C	A, B, or C		15 pF	2.6	3.2	5.2	1	7.9	ns
			30 pF	3.7	4.4	5.2	1.5	10	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V, V_I = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 12)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T,	գ = 25°C	;	T _A = - TO 8	40°C 5°C	UNIT
				MIN	TYP	MAX	MIN	MAX	
		Υ	5 pF	2	2.7	3.5	0.5	5.5	
			10 pF	2.4	3.1	3.9	1	6.5	
tpd A, B, or C	A, B, or C		15 pF	2.8	3.5	4.3	1	7.4	ns
			30 pF	4	4.7	5.5	1.5	9.5	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $_{\pm}$ 0.3 V, V_{I} = 1.8 V $_{\pm}$ 0.15 V (unless otherwise noted) (see Figure 12)

PARAMETER	FROM	TO (OUTPUT)	CL	Т,	գ = 25°C	;	T _A = -	UNIT	
	(INPUT)		_	MIN	TYP	MAX	MIN	MAX	
		Y	5 pF	1.6	2	2.5	0.5	8	
			10 pF	2	2.4	2.9	1	8.5	
t _{pd} A, B, or 0	A, B, or C		15 pF	2.3	2.8	3.3	1	9.1	ns
			30 pF	3.4	3.9	4.4	1.5	9.8	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, V_I = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 12)

PARAMETER	FROM TO		RAMETER I I CI			T _A = 25°C			T _A = - TO 8	UNIT		
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX				
		Y	5 pF	1.6	1.9	2.4	0.5	5.3				
			.,		.,	V	10 pF	2	2.3	2.7	1	6.1
tpd A, B, or C	A, B, or C		15 pF	2.3	2.7	3.1	1	6.8	ns			
			30 pF	3.4	3.8	4.2	1.5	8.5				

SN74AUP1T97 SINGLE-SUPPLY VOLTAGE LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS SCES613A - OCTOBER 2004 - REVISED DECEMBER 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $_{\pm}$ 0.3 V, V_{I} = 3.3 V $_{\pm}$ 0.3 V (unless otherwise noted) (see Figure 12)


PARAMETER	PARAMETER	FROM	TO	CL	Т,	4 = 25°C	;	T _A = -	40°C 5°C	UNIT
	(INPUT)	(OUTPUT)	_	MIN	TYP	MAX	MIN	MAX		
	[†] pd A, B, or C	Y	5 pF	1.6	2.1	2.7	0.5	4.7		
			V	10 pF	2	2.4	3	1	5.7	
тра			15 pF	2.3	2.7	3.3	1	6.2	ns	
			30 pF	3.4	3.8	4.4	1.5	7.8		

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5 V$	$V_{CC} = 3.3 V$	UNIT
		TEST CONDITIONS	TYP	TYP	
C _{pd}	Power dissipation capacitance	f = 10 MHz	4	5	pF

SCES613A – OCTOBER 2004 – REVISED DECEMBER 2004

PARAMETER MEASUREMENT INFORMATION



	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _{MI}	V _I /2	V _I /2
V _{MO}	V _{CC} /2	V _{CC} /2



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 12. Load Circuit and Voltage Waveforms



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

 D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203

YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YEP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoStar™ package configuration.
- D. This package is tin-lead (SnPb). Refer to the 6 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265