




M68AW256M

4 Mbit (256K x16) 3.0V Asynchronous SRAM

FEATURES SUMMARY

- SUPPLY VOLTAGE: 2.7 to 3.6V
- 256K x 16 bits SRAM with OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIME: 55ns
- SINGLE BYTE READ/WRITE
- LOW STANDBY CURRENT
- LOW V_{CC} DATA RETENTION: 1.5V
- TRI-STATE COMMON I/O
- AUTOMATIC POWER DOWN

Figure 1. Packages



M68AW256M

TABLE OF CONTENTS


SUMMARY DESCRIPTION	3
Figure 2. Logic Diagram	3
Table 1. Signal Names	3
Figure 3. TSOP Connections	4
Figure 4. TFBGA Connections (Top view through package)	5
Figure 5. Block Diagram	6
MAXIMUM RATING	6
Table 2. Absolute Maximum Ratings	6
DC AND AC PARAMETERS	7
Table 3. Operating and AC Measurement Conditions	7
Figure 6. AC Measurement I/O Waveform	7
Figure 7. AC Measurement Load Circuit	7
Table 4. Capacitance	8
Table 5. DC Characteristics	8
OPERATION	9
Table 6. Operating Modes	9
Read Mode	9
Figure 8. Address Controlled, Read Mode AC Waveforms	9
Figure 9. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms	10
Figure 10. Chip Enable or UB/LB Controlled, Standby Mode AC Waveforms	10
Table 7. Read and Standby Mode AC Characteristics	11
Write Mode	12
Figure 11. Write Enable Controlled, Write AC Waveforms	12
Figure 12. Chip Enable Controlled, Write AC Waveforms	13
Figure 13. UB/LB Controlled, Write AC Waveforms	13
Table 8. Write Mode AC Characteristics	14
Figure 14. Low V _{CC} Data Retention AC Waveforms	15
Table 9. Low V _{CC} Data Retention Characteristics	15
PACKAGE MECHANICAL	16
TSOP44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Outline	16
TSOP 44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Mechanical Data	16
TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline	17
TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data	17
PART NUMBERING	18
Table 12. Ordering Information Scheme	18
REVISION HISTORY	19
Table 13. Document Revision History	19

SUMMARY DESCRIPTION

The M68AW256M is a 4 Mbit (4,194,304 bit) CMOS SRAM, organized as 262,144 words by 16 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 2.7 to 3.6V supply. This device has an au-

tomatic power-down feature, reducing the power consumption by over 99% when deselected.

The M68AW256 is available in TFBGA48 (0.75 mm pitch) and in TSOP44 Type II packages.

Figure 2. Logic Diagram**Table 1. Signal Names**

A0-A17	Address Inputs
DQ0-DQ15	Data Input/Output
E-bar	Chip Enable
G-bar	Output Enable
W-bar	Write Enable
UB-bar	Upper Byte Enable Input
LB-bar	Lower Byte Enable Input
VCC	Supply Voltage
VSS	Ground
NC	Not Connected Internally
DU	Don't Use as Internally Connected

M68AW256M

Figure 3. TSOP Connections






Figure 4. TFBGA Connections (Top view through package)

M68AW256M

Figure 5. Block Diagram



MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
$I_O^{(1)}$	Output Current	20	mA
T_A	Ambient Operating Temperature	-55 to 125	°C
T_{STG}	Storage Temperature	-65 to 150	°C
V_{CC}	Supply Voltage	-0.5 to 4.6	V
$V_{IO}^{(2)}$	Input or Output Voltage	-0.5 to $V_{CC} + 0.5$	V
P_D	Power Dissipation	1	W

Note: 1. One output at a time, not to exceed 1 second duration.
2. Up to a maximum operating V_{CC} of 3.6V only.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 3. Operating and AC Measurement Conditions

Parameter	M68AW256M	
V _{CC} Supply Voltage	2.7 to 3.6V	
Ambient Operating Temperature	Range 1	0 to 70°C
	Range 6	-40 to 85°C
Load Capacitance (C _L)	30pF	
Output Circuit Protection Resistance (R ₁)	3.0kΩ	
Load Resistance (R ₂)	3.1kΩ	
Input Rise and Fall Times	1ns/V	
Input Pulse Voltages	0 to V _{CC}	
Input and Output Timing Ref. Voltages	V _{CC} /2	
Output Transition Timing Ref. Voltages	V _{RL} = 0.3V _{CC} ; V _{RH} = 0.7V _{CC}	

Figure 6. AC Measurement I/O Waveform





Figure 7. AC Measurement Load Circuit



M68AW256M

Table 4. Capacitance

Symbol	Parameter ^(1,2)	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance on all pins (except DQ)	V _{IN} = 0V		8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		10	pF

Note: 1. Sampled only, not 100% tested.
2. At T_A = 25°C, f = 1 MHz, V_{CC} = 3.0V.

Table 5. DC Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I _{CC1} ^(1,2)	Operating Supply Current	V _{CC} = 3.6V, f = 1/t _{AVAV} , I _{OUT} = 0mA	70ns		20	mA
			55ns		26	mA
I _{CC2} ⁽³⁾	Operating Supply Current	V _{CC} = 3.6V, f = 1MHz, I _{OUT} = 0mA			2	mA
I _{SB}	Standby Supply Current CMOS	V _{CC} = 3.6V, f = 0, Ē ≥ V _{CC} - 0.2V or L̄B = ŪB ≥ V _{CC} - 0.2V		5	10	μA
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	-1		1	μA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC} ⁽⁴⁾	-1		1	μA
V _{IH}	Input High Voltage		2.2		V _{CC} + 0.3	V
V _{IL}	Input Low Voltage		-0.3		0.6	V
V _{OH}	Output High Voltage	I _{OH} = -1.0mA	2.4			V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA			0.4	V

Note: 1. Average AC current, cycling at t_{AVAV} minimum.
2. Ē = V_{IL}, L̄B OR/AND ŪB = V_{IL}, V_{IN} = V_{IL} OR V_{IH}.
3. Ē ≤ 0.2V, L̄B OR/AND ŪB ≤ 0.2V, V_{IN} ≤ 0.2V OR V_{IN} ≥ V_{CC} - 0.2V.
4. Output disabled.

OPERATION

The M68AW256M has a Chip Enable power down feature which invokes an automatic standby mode whenever either Chip Enable is de-asserted (\bar{E} = High) or LB and UB are de-asserted (\bar{LB} and \bar{UB} = High). An Output Enable (\bar{G}) signal provides

a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs \bar{W} , \bar{E} , LB and \bar{UB} as summarized in the Operating Modes table (see Table 6).

Table 6. Operating Modes

Operation	\bar{E}	\bar{W}	\bar{G}	LB	\bar{UB}	DQ0-DQ7	DQ8-DQ15	Power
Deselected	V_{IH}	X	X	X	X	Hi-Z	Hi-Z	Standby (I _{SB})
Deselected	X	X	X	V_{IH}	V_{IH}	Hi-Z	Hi-Z	Standby (I _{SB})
Lower Byte Read	V_{IL}	V_{IH}	V_{IL}	V_{IL}	V_{IH}	Data Output	Hi-Z	Active (I _{CC})
Lower Byte Write	V_{IL}	V_{IL}	X	V_{IL}	V_{IH}	Data Input	Hi-Z	Active (I _{CC})
Output Disabled	V_{IL}	V_{IH}	V_{IH}	X	X	Hi-Z	Hi-Z	Active (I _{CC})
Upper Byte Read	V_{IL}	V_{IH}	V_{IL}	V_{IH}	V_{IL}	Hi-Z	Data Output	Active (I _{CC})
Upper Byte Write	V_{IL}	V_{IL}	X	V_{IH}	V_{IL}	Hi-Z	Data Input	Active (I _{CC})
Word Read	V_{IL}	V_{IH}	V_{IL}	V_{IL}	V_{IL}	Data Output	Data Output	Active (I _{CC})
Word Write	V_{IL}	V_{IL}	X	V_{IL}	V_{IL}	Data Input	Data Input	Active (I _{CC})


Note: 1. X = V_{IH} or V_{IL} .

Read Mode

The M68AW256M is in the Read mode whenever Write Enable (\bar{W}) is High with Output Enable (\bar{G}) Low, and Chip Enable (\bar{E}) is asserted. This provides access to data from eight or sixteen, depending on the status of the signal \bar{UB} and LB, of the 4,194,304 locations in the static memory array, specified by the 18 address inputs. Valid data will be available at the eight or sixteen output pins

within t_{AVQV} after the last stable address, providing \bar{G} is Low and \bar{E} is Low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t_{ELQV} , t_{GLQV} or t_{BLQV}) rather than the address. Data out may be indeterminate at t_{ELQX} , t_{GLQX} and t_{BLQX} but data lines will always be valid at t_{AVQV} .


Figure 8. Address Controlled, Read Mode AC Waveforms



Note: \bar{E} = Low, \bar{G} = Low, \bar{W} = High, \bar{UB} = Low and/or \bar{LB} = Low.

M68AW256M

Figure 9. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms.



Note: Write Enable (\bar{W}) = High.

Figure 10. Chip Enable or \bar{UB}/\bar{LB} Controlled, Standby Mode AC Waveforms




Table 7. Read and Standby Mode AC Characteristics

Symbol	Parameter	M68AW256M		Unit
		55	70	
tAVAV	Read Cycle Time	Min	55	70
tAVQV	Address Valid to Output Valid	Max	55	70
tAXQX ⁽¹⁾	Data hold from address change	Min	5	5
tBHQZ ^(2,3)	Upper/Lower Byte Enable High to Output Hi-Z	Max	20	25
tBLQV	Upper/Lower Byte Enable Low to Output Valid	Max	55	70
tBLQX ⁽¹⁾	Upper/Lower Byte Enable Low to Output Transition	Min	5	5
tEHQZ ^(2,3)	Chip Enable High to Output Hi-Z	Max	20	25
tELQV	Chip Enable Low to Output Valid	Max	55	70
tELQX ⁽¹⁾	Chip Enable Low to Output Transition	Min	5	5
tGHQZ ^(2,3)	Output Enable High to Output Hi-Z	Max	20	25
tGLQV	Output Enable Low to Output Valid	Max	25	35
tGLQX ⁽²⁾	Output Enable Low to Output Transition	Min	5	5
tPD ⁽⁴⁾	Chip Enable or $\overline{UB}/\overline{LB}$ High to Power Down	Max	0	0
tPU ⁽⁴⁾	Chip Enable or $\overline{UB}/\overline{LB}$ Low to Power Up	Min	55	70

Note: 1. Test conditions assume transition timing reference level = 0.3V_{CC} or 0.7V_{CC}.

2. At any given temperature and voltage condition, tGHQZ is less than tGLQX, tBHQZ is less than tBLQX and tEHQZ is less than tELQX for any given device.
3. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
4. Tested initially and after any design or process changes that may affect these parameters.

M68AW256M

Write Mode

The M68AW256M is in the Write mode whenever the \bar{W} and \bar{E} are Low. Either the Chip Enable input (\bar{E}) or the Write Enable input (\bar{W}) must be deasserted during Address transitions for subsequent write cycles. When \bar{E} (\bar{W}) is Low, and UB or LB is Low, write cycle begins on the \bar{W} (\bar{E})'s falling edge. When \bar{E} and \bar{W} are Low, and $UB = LB =$ High, write cycle begins on the first falling edge of UB or LB . Therefore, address setup time is referenced to Write Enable, Chip Enable or UB/LB as $tAVWL$, $tAVEL$ and $tAVBL$ respectively, and is determined by the latter occurring edge.

The Write cycle can be terminated by the earlier rising edge of \bar{E} , \bar{W} or UB/LB .

If the Output is enabled ($\bar{E} =$ Low, $\bar{G} =$ Low, \bar{LB} or $UB =$ Low), then \bar{W} will return the outputs to high impedance within $tWLQZ$ of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for $tDVWH$ before the rising edge of Write Enable, or for $tDVEH$ before the rising edge of \bar{E} , or for $tDVbh$ before the rising edge of UB/LB whichever occurs first, and remain valid for $tWHDX$, $tEHDX$ and $tBHDx$ respectively.

Figure 11. Write Enable Controlled, Write AC Waveforms






Figure 12. Chip Enable Controlled, Write AC Waveforms**Figure 13. $\overline{UB}/\overline{LB}$ Controlled, Write AC Waveforms**


Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.

M68AW256M

Table 8. Write Mode AC Characteristics

Symbol	Parameter	M68AW256M		Unit	
		55	70		
tAVAV	Write Cycle Time	Min	55	70	ns
tAVBH	Address Valid to \overline{LB} , \overline{UB} High	Min	45	60	ns
tAVBL	Address Valid to \overline{LB} , \overline{UB} Low	Min	0	0	ns
tAVEH	Address Valid to Chip Enable High	Min	45	60	ns
tAVEL	Address valid to Chip Enable Low	Min	0	0	ns
tAVWH	Address Valid to Write Enable High	Min	45	60	ns
tAVWL	Address Valid to Write Enable Low	Min	0	0	ns
tBHAX	\overline{LB} , \overline{UB} High to Address Transition	Min	0	0	ns
tBHDX	\overline{LB} , \overline{UB} High to Input Transition	Min	0	0	ns
tBLBH	\overline{LB} , \overline{UB} Low to \overline{LB} , \overline{UB} High	Min	45	60	ns
tBLEH	\overline{LB} , \overline{UB} Low to Chip Enable High	Min	45	60	ns
tBLWH	\overline{LB} , \overline{UB} Low to Write Enable High	Min	45	60	ns
tDVBH	Input Valid to \overline{LB} , \overline{UB} High	Min	25	30	ns
tDVEH	Input Valid to Chip Enable High	Min	25	30	ns
tDVWH	Input Valid to Write Enable High	Min	25	30	ns
tEHAX	Chip Enable High to Address Transition	Min	0	0	ns
tEHDX	Chip enable High to Input Transition	Min	0	0	ns
tELBH	Chip Enable Low to \overline{LB} , \overline{UB} High	Min	45	60	ns
tELEH	Chip Enable Low to Chip Enable High	Min	45	60	ns
tELWH	Chip Enable Low to Write Enable High	Min	45	60	ns
tWHAX	Write Enable High to Address Transition	Min	0	0	ns
tWHDX	Write Enable High to Input Transition	Min	0	0	ns
tWHQX ⁽¹⁾	Write Enable High to Output Transition	Min	5	5	ns
tWLBH	Write Enable Low to LB, \overline{UB} High	Min	45	60	ns
tWLEH	Write Enable Low to Chip Enable High	Min	45	60	ns
tWLQZ ^(1,2)	Write Enable Low to Output Hi-Z	Max	20	20	ns
tWLWH	Write Enable Low to Write Enable High	Min	45	60	ns

Note: 1. At any given temperature and voltage condition, tWLQZ is less than tWHQX for any given device.
 2. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

Figure 14. Low V_{CC} Data Retention AC Waveforms**Table 9. Low V_{CC} Data Retention Characteristics**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I _{CCDR} ⁽¹⁾	Supply Current (Data Retention)	V _{CC} = 1.5V, Ē ≥ V _{CC} - 0.2V or UB̄ = LB̄ ≥ V _{CC} - 0.2V, f = 0 ⁽³⁾		4.5	9	µA
t _{CDR} ^(1,2)	Chip Deselected to Data Retention Time		0			ns
t _R ⁽²⁾	Operation Recovery Time		t _{AVAV}			ns
V _{DR} ⁽¹⁾	Supply Voltage (Data Retention)	Ē ≥ V _{CC} - 0.2V or UB̄ = LB̄ ≥ V _{CC} - 0.2V, f = 0	1.5			V

Note: 1. All other Inputs at $V_{IH} \geq V_{CC} - 0.2V$ or $V_{IL} \leq 0.2V$.


2. Tested initially and after any design or process changes that may affect these parameters. t_{AVAV} is Read cycle time.

3. No input may exceed $V_{CC} + 0.2V$.

M68AW256M

PACKAGE MECHANICAL


Figure 15. TSOP44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Outline



Note: Drawing is not to scale.

Table 10. TSOP 44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
b	0.350			0.0138		
c		0.120	0.210		0.0047	0.0083
D	18.410	—	—	0.7248	—	—
E	11.760	—	—	0.4630	—	—
E1	10.160	—	—	0.4000	—	—
e	0.800	—	—	0.0315	—	—
L	0.500	0.400	0.600	0.0197	0.0157	0.0236
ZD	0.805	—	—	0.0317	—	—
alfa		0	5		0	5
CP			0.100			0.0039
N	44			44		

Figure 16. TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline

Note: Drawing is not to scale.

Table 11. TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.010	1.200		0.0398	0.0472
A1		0.260			0.0102	
A2			0.950			0.0374
b	0.400	0.300	0.500	0.0157	0.0118	0.0197
D	7.000	6.900	7.100	0.2756	0.2717	0.2795
D1	3.750	—	—	0.1476	—	—
ddd			0.100			0.0039
E	8.000	7.900	8.100	0.3150	0.3110	0.3189
E1	5.250	—	—	0.2067	—	—
e	0.750	—	—	0.0295	—	—
FD	1.625	—	—	0.0640	—	—
FE	1.375	—	—	0.0541	—	—
SD	0.375	—	—	0.0148	—	—
SE	0.375	—	—	0.0148	—	—

M68AW256M

PART NUMBERING

Table 12. Ordering Information Scheme

Example:

Device Type

M68

Mode

A = Asynchronous

Operating Voltage

W = 2.7 to 3.6V

Array Organization

256 = 4 Mbit (256K x16)

Option 1

M = 1 Chip Enable; Write and Standby from \overline{UB} and \overline{LB}

Option 2

L = L-Die

N = N-Die

Speed Class

55 = 55 ns

70 = 70 ns

Package

ND = TSOP 44 Type II

ZB = TFBGA48: 0.75 mm pitch

Operative Temperature

1 = 0 to 70 °C

6 = -40 to 85 °C

Shipping

T = Tape & Reel Packing

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

REVISION HISTORY**Table 13. Document Revision History**

Date	Version	Revision Details
February 2002	-01	First Issue
13-Mar-2002	-02	Tables 3, 7 and 9 clarified Figure 14 clarified
17-Jun-2002	-03	IccDR clarified (Table 9) IsB clarified (Table 5)
09-Oct-2002	3.1	Revision numbering modified: a minor revision will be indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot (revision version 03 equals 3.0). Part number modified.

M68AW256M

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta -
Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com