



Data sheet acquired from Harris Semiconductor  
SCHS065C - Revised November 2004

# CD4098B Types

## CMOS Dual Monostable Multivibrator

High-Voltage Types (20-Volt Rating)

■ CD4098B dual monostable multivibrator provides stable retriggerable/resettable one-shot operation for any fixed-voltage timing application.

An external resistor ( $R_X$ ) and an external capacitor ( $C_X$ ) control the timing for the circuit. Adjustment of  $R_X$  and  $C_X$  provides a wide range of output pulse widths from the Q and Q̄ terminals. The time delay from trigger input to output transition (trigger propagation delay) and the time delay from reset input to output transition (reset propagation delay) are independent of  $R_X$  and  $C_X$ .

Leading-edge-triggering (+TR) and trailing-edge-triggering (-TR) inputs are provided for triggering from either edge of an input pulse. An unused +TR input should be tied to  $V_{SS}$ . An unused -TR input should be tied to  $V_{DD}$ . A RESET (on low level) is provided for immediate termination of the output pulse or to prevent output pulses when power is turned on. An unused RESET input should be tied to  $V_{DD}$ . However, if an entire section of the CD4098B is not used, its RESET should be tied to  $V_{SS}$ . See Table I.

In normal operation the circuit triggers (extends the output pulse one period) on the application of each new trigger pulse. For operation in the non-retriggerable mode, Q̄ is connected to -TR when leading-edge triggering (+TR) is used or Q is connected to +TR when trailing-edge triggering (-TR) is used.

The time period (T) for this multivibrator can be approximated by:  $T_X = \frac{1}{2} R_X C_X$  for  $C_X \geq 0.01 \mu F$ . Time periods as a function of  $R_X$  for values of  $C_X$  and  $V_{DD}$  are given in Fig. 8. Values of T vary from unit to unit and as a function of voltage, temperature, and  $R_X C_X$ .

The minimum value of external resistance,  $R_X$ , is 5 kΩ. The maximum value of external capacitance,  $C_X$ , is 100 μF. Fig. 9 shows time periods as a function of  $C_X$  for values of  $R_X$  and  $V_{DD}$ .

The output pulse width has variations of ±2.5% typically, over the temperature range of -55°C to 125°C for  $C_X = 1000$  pF and  $R_X = 100$  kΩ.

For power supply variations of ±5%, the output pulse width has variations of ±0.5% typically, for  $V_{DD} = 10$  V and 15 V and ±1% typically, for  $V_{DD} = 5$  V at  $C_X = 1000$  pF and  $R_X = 5$  kΩ.

These types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and MT suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



The CD4098B is similar to type MC14528.

### Features:

- Retriggerable/resettable capability
- Trigger and reset propagation delays independent of  $R_X$ ,  $C_X$
- Triggering from leading or trailing edge
- Q and Q̄ buffered outputs available
- Separate resets
- Wide range of output-pulse widths
- 100% tested for maximum quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range):
  - 1 V at  $V_{DD} = 5$  V
  - 2 V at  $V_{DD} = 10$  V
  - 2.5 V at  $V_{DD} = 15$  V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

### Applications:

- Pulse delay and timing
- Pulse shaping
- Astable multivibrator



TERMINALS 1, 8, 15 ARE ELECTRICALLY CONNECTED INTERNALLY  
92CS-2488R1  
**TERMINAL ASSIGNMENT**

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )	Voltages referenced to $V_{SS}$ Terminal)		-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS			-0.5V to $V_{DD} + 0.5V$
DC INPUT CURRENT, ANY ONE INPUT			±10mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):			
For $T_A = -55^\circ C$ to $+100^\circ C$			500mW
For $T_A = +100^\circ C$ to $+125^\circ C$	Derate Linearly at 12mW/°C to 200mW		
DEVICE DISSIPATION PER OUTPUT TRANSISTOR			
FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)			100mW
OPERATING-TEMPERATURE RANGE ( $T_A$ )			-55°C to +125°C
STORAGE TEMPERATURE RANGE ( $T_{stg}$ )			-65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):			
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max			+265°C

### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	$V_{DD}$ V	LIMITS		UNITS
		MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range)	-	3	18	V
Trigger Pulse Width $t_W$ (TR)	5 10 15	140 60 40	- - -	ns
Reset Pulse Width $t_W$ (R) (This is a function of $C_X$ )	-	See Dynamic Char. Chart and Fig. 10		-
Trigger Rise or Fall Time $t_r$ (TR), $t_f$ (TR)	5 - 15	-	100	μs



# CD4098B Types

TABLE I

CD4098B FUNCTIONAL TERMINAL CONNECTIONS

FUNCTION	V <sub>DD</sub> TO TERM. NO.		V <sub>SS</sub> TO TERM. NO.		INPUT PULSE TO TERM. NO.		OTHER CONNECTIONS	
	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>
Leading-Edge Trigger/Retriggerable	3, 5	11, 13			4	12		
Leading-Edge Trigger/Non-retriggerable	3	13			4	12	5-7	11-9
Trailing-Edge Trigger/Retriggerable	3	13	4	12	5	11		
Trailing-Edge Trigger/Non-retriggerable	3	13			5	11	4-6	12-10
Unused Section	5	11	3, 4	12, 13				

NOTES:

1. A RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS AN OUTPUT PULSE WIDTH WHICH IS EXTENDED ONE FULL TIME PERIOD (T<sub>X</sub>) AFTER APPLICATION OF THE LAST TRIGGER PULSE.

The minimum time between retriggering edges (or trigger and retrigger edges) is 40 per cent of (T<sub>X</sub>).

2. A NON-RETRIGGERABLE ONE-SHOT MULTIVIBRATOR HAS A TIME PERIOD T<sub>X</sub> REFERENCED FROM THE APPLICATION OF THE FIRST TRIGGER PULSE.



INPUT PULSE TRAIN



RETRIGGERABLE MODE PULSE WIDTH (+TR MODE)



NON-RETRIGGERABLE MODE PULSE WIDTH (+TR MODE)



NOTE: SCHEMATIC SHOWN IS 1/2 OF TOTAL PACKAGE. TWO SETS OF TERMINAL NUMBERS ARE SHOWN. TERMINALS 1, 8, 15 ARE ELECTRICALLY CONNECTED INTERNALLY.

\* ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK

92CM-2762BR1

Fig. 4 - CD4098B logic diagram.




Fig. 1 - Typical output low (sink) current characteristics.




Fig. 2 - Minimum output low (sink) current characteristics.




Fig. 3 - Typical output high (source) current characteristics.




Fig. 5 - Minimum output high (source) current characteristics.

3  
COMMERCIAL CMOS  
HIGH VOLTAGE ICs

# CD4098B Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	+25			
								Min.	Typ.	Max.	
Quiescent Device Current	—	0.5	5	1	1	30	30	—	0.02	1	μA
I <sub>DD</sub> Max.	—	0.10	10	2	2	60	60	—	0.02	2	
	—	0.15	15	4	4	120	120	—	0.02	4	
Output Low (Sink) Current, I <sub>OL</sub> Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	—	mA
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	—	
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	—	
Output High (Source) Current, I <sub>OH</sub> Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	—	mA
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—	
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	—	
Output Voltage: Low-Level, V <sub>OL</sub> Max.	—	0.5	5	—	—	0.05	—	—	0	0.05	V
	—	0.10	10	—	—	0.05	—	—	0	0.05	
	—	0.15	15	—	—	0.05	—	—	0	0.05	
Output Voltage: High-Level, V <sub>OH</sub> Min.	—	0.5	5	—	—	4.95	—	—	4.95	5	V
	—	0.10	10	—	—	9.95	—	—	9.95	10	
	—	0.15	15	—	—	14.95	—	—	14.95	15	
Input Low Voltage, V <sub>IL</sub> Max.	0.5, 4.5	—	5	—	—	1.5	—	—	—	1.5	V
	1.9	—	10	—	—	3	—	—	—	3	
	1.5, 13.5	—	15	—	—	4	—	—	—	4	
Input High Voltage, V <sub>IH</sub> Min.	0.5, 4.5	—	5	—	—	3.5	—	—	3.5	—	V
	1.9	—	10	—	—	7	—	—	7	—	
	1.5, 13.5	—	15	—	—	11	—	—	11	—	
Input Current, I <sub>IN</sub> Max.	—	0.18	18	±0.1	±0.1	±1	±1	—	±10 <sup>-5</sup>	±0.1	μA




Fig. 6 - Typical propagation delay time vs. load capacitance, trigger into Q out. (All values of C<sub>X</sub> and R<sub>X</sub>.)




Fig. 7 - Transition time vs. load capacitance for R<sub>X</sub> = 5 kΩ-10000 kΩ and C<sub>X</sub> = 15 pF-10000 pF.




Fig. 8 - Typical external resistance vs. pulse width.




Fig. 9 - Typical external capacitance vs. pulse width.




Fig. 10 - Typical minimum reset pulse width vs. external capacitance.

# CD4098B Types

## DYNAMIC ELECTRICAL CHARACTERISTICS

At  $T_A = 25^\circ\text{C}$ ; Input  $t_r, t_f = 20\text{ ns}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS			LIMITS		UNITS
	$R_X$ (k $\Omega$ )	$C_X$ (pF)	$V_{DD}$ (V)	Typ.	Max.	
Trigger Propagation Delay Time +TR, -TR to Q, $\bar{Q}$ $t_{PHL}$ , $t_{PLH}$	5 to 10,000	$\geq 15$	5	250	500	ns
			10	125	250	
			15	100	200	
Minimum Trigger Pulse Width, $t_{WH}$ , $t_{WL}$	5 to 10,000	$\geq 15$	5	70	140	ns
			10	30	60	
			15	20	40	
Transition Time, $t_{TLH}$	5 to 10,000	$\geq 15$	5	100	200	ns
			10	50	100	
			15	40	80	
$t_{THL}$	5 to 10,000	15 to 10,000	5	100	200	ns
		10	50	100		
		15	40	80		
$t_{THL}$	5 to 10,000	0.01 $\mu\text{F}$ to 0.1 $\mu\text{F}$	5	150	300	ns
		10	75	150		
		15	65	130		
$t_{THL}$	5 to 10,000	0.1 $\mu\text{F}$ to 1 $\mu\text{F}$	5	250	500	ns
		10	150	300		
		15	80	160		
Reset Propagation Delay Time, $T_{PHL}$ , $T_{PLH}$	5 to 10,000	$\geq 15$	5	225	450	ns
Minimum Reset Pulse Width, $t_{WR}$	100	15	5	100	200	ns
			10	40	80	
			15	30	60	
$t_{WR}$	100	1000	5	600	1200	ns
			10	300	600	
			15	250	500	
$t_{WR}$	100	0.1 $\mu\text{F}$	5	25	50	$\mu\text{s}$
			10	15	30	
			15	10	20	
Trigger Rise or Fall Time $t_r$ (TR), $t_f$ (TR)	-	-	5 to 15	-	100	$\mu\text{s}$
Pulse Width Match Between Circuits in Same Package	10	10,000	5	5	10	%
			10	7.5	15	
			15	7.5	15	
Input Capacitance, $C_{IN}$	Any Input			5	7.5	pF

## TEST CIRCUITS




Fig. 12 - Quiescent device current test circuits.




Fig. 13 - Input voltage test circuit.




Fig. 14 - Input leakage current test circuit.





Fig. 11 - Average power dissipation vs. one-shot pulse width.

To calculate average power dissipation (P) for less than 100% duty cycle:  
 $P_{100}$  = average power for 100% duty cycle  
 $P = \left(\frac{\tau_m}{T}\right) P_{100}$  where  $\tau_m$  = one-shot pulse width  
 $T$  = trigger pulse period  
 e.g. For  $\tau_m = 600\ \mu\text{s}$ ,  $T = 1000\ \mu\text{s}$ ,  $C_X = 0.01\ \mu\text{F}$ ,  
 $V_{DD} = 5\text{ V}$   
 $P = \left(\frac{600}{1000}\right) 10^3\ \mu\text{W} = 600\ \mu\text{W}$  (see dotted line on graph)



92CN-28739

3  
COMMERCIAL CMOS  
HIGH VOLTAGE ICs

# CD4098B Types

## APPLICATIONS




Fig. 15 - Pulse delay.





Fig. 17 - K-Factor for  $V_{DD} = 12V$ .




$I_{DD}, T_X$  vs.  $R_X$

$R_X$	$I_{DD}$ (Avg.)	$T_X$ ( $T_1 + T_2$ )	$V_{DD}$
10 k $\Omega$	1 mA	3.8 $\mu$ s	5 V
	0.06 mA	0.5 s	
10 M $\Omega$	2.5 mA	3.2 $\mu$ s	10 V
	0.5 mA	0.5 s	
10 M $\Omega$	5 mA	3 $\mu$ s	15 V
	1 mA	0.5 s	

Note:  
All values are typical.  
 $C_X$  range: 0.0001  $\mu$ F to 0.1  $\mu$ F.

Fig. 16 - Astable multivibrator with restart after reset capability.



### Dimensions and Pad Layout for CD4098BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4098BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4098BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4098BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4098BFB	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4098BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4098BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4098BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4098BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4098BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
JM38510/17504BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03


- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package is hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# MECHANICAL DATA

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

# MECHANICAL DATA

## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - Falls within JEDEC MS-012 variation AC.


# MECHANICAL DATA

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

**PW (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265