3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

- Operate With 3-V to 5.5-V V_{CC} Supply
- Operate Up To 1 Mbit/s
- Low Supply Current . . . 300 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accept 5-V Logic Input With 3.3-V Supply
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Applications
 - Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

D, DB, DW, OR PW PACKAGE (TOP VIEW) C1+ [16 VCC 15 GND V+ [C1- 13 14 DOUT1 C2+ [13 RIN1 4 C2-5 12 ROUT1 11 ∏ DIN1 DOUT2 10 DIN2 RIN2 9 ROUT2

description/ordering information

The SN65C3232 and SN75C3232 consist of two line drivers, two line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin to pin (serial-port connection pins, including GND). These devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/ μ s to 150 V/ μ s.

ORDERING INFORMATION

TA	PACKAG	Εţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	2010 . D	Tube of 40	SN65C3232D	WWW.D.F.
	SOIC - D	Reel of 2500	SN65C3232DR	65C3232
	0010 PW	Tube of 40	SN65C3232DW	0500000
-40°C to 85°C	SOIC - DW	Reel of 2000	SN65C3232DWR	65C3232
and the	SSOP - DB	Reel of 2000	SN65C3232DBR	65C3232
4 6	T000D DW	Tube of 90	SN65C3232PW	00000
E 12- 1	TSSOP – PW	Reel of 2000	SN65C3232PWR	CB3232
	2010 B	Tube of 40	SN75C3232D	7500000
	SOIC - D	Reel of 2500	SN75C3232DR	75C3232
	0010 DW	Tube of 40	SN75C3232DW	75C3232
0°C to 70°C	SOIC - DW	Reel of 2000	SN75C3232DWR	75C3232
	SSOP - DB	Reel of 2000	SN75C3232DBR	75C3232
	TOOOD DW	Tube of 90	SN75C3232PW	040000
	TSSOP – PW	Reel of 2000	SN75C3232PWR	- CA3232

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Function Tables

EACH DRIVER

INPUT DIN	OUTPUT DOUT				
L	Н				
Н	L				


H = high level, L = low level

EACH RECEIVER

INPUT RIN	OUTPUT ROUT
L	Н
Н	L
Open	Н

H = high level, L = low level, Open = input disconnected or connected driver off

logic diagram (positive logic)



SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 6 V
Positive output supply voltage range, V+ (see Note 1)	0.3 V to 7 V
Negative output supply voltage range, V- (see Note 1) 0.3 V to –7 V
Supply voltage difference, V+ – V– (see Note 1)	
Input voltage range, V _I : Drivers	0.3 V to 6 V
Receivers	
Output voltage range, VO: Drivers	–13.2 V to 13.2 V
Receivers	0.3 V to V _{CC} + 0.3 V
Package thermal impedance, θ _{JA} (see Notes 2 and 3)): D package 82°C/W
	DB package 46°C/W
	DW package 57°C/W
	PW package 108°C/W
Operating virtual junction temperature, T _J	150°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4 and Figure 4)

				MIN	NOM	MAX	UNIT
	Supply voltage		V _{CC} = 3.3 V	3	3.3	3.6	
			V _{CC} = 5 V	4.5	5	5.5	٧
	Driver high-level input voltage	DIN	V _{CC} = 3.3 V	2			· v
VIH		DIN	V _{CC} = 5 V	2.4			
VIL	Driver low-level input voltage		DIN			0.8	V
1/.	Driver input voltage		DIN	0		5.5	V
VI	Receiver input voltage		-25		25	V	
Τ.	Operating free-air temperature		SN65C3232	-40		85	00
TA			SN75C3232	0		70	°C

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V $_{CC}$ = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V $_{CC}$ = 5 V \pm 0.5 V.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

		PARAMETER	TEST	CONDITIONS	MIN	TYP [‡]	MAX	UNIT
ı	ICC	Supply current	No load,	V _{CC} = 3.3 V or 5 V		0.3	1	mA

 $[\]pm$ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.



SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

PARAMETER		TEST CONDITIONS			TYP†	MAX	UNIT
Vон	High-level output voltage	DOUT at R _L = $3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	$DIN = V_{CC}$	-5	-5.4		V
lн	High-level input current	$V_I = V_{CC}$			±0.01	±1	μΑ
IIL	Low-level input current	V _I at GND			±0.01	±1	μΑ
la at	Object singuit automateur	$V_{CC} = 3.6 \text{ V},$	VO = 0 V		±35	±60	4
los‡	Short-circuit output current	V _{CC} = 5.5 V,	V _O = 0 V		±35	±90	mA
r _O	Output resistance	V_{CC} , V+, and V- = 0 V,	V _O = ±2 V	300	10M		Ω

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

PARAMETER		TEST CONDITIONS			MIN	TYP†	MAX	UNIT
		C _L = 1000 pF		250				
	Maximum data rate (see Figure 1)	$R_L = 3 \text{ k}\Omega$, One DOUT switching	C _L = 250 pF,	$V_{CC} = 3 V \text{ to } 4.5 V$	1000			kbit/s
	(acc rigare r)	One Boot switching	C _L = 1000 pF,	V _{CC} = 4.5 V to 5.5 V	1000			
tsk(p)	Pulse skew§	C _L = 150 pF to 2500 pF	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 2			300		ns
SR(tr)	Slew rate, transition region (see Figure 1)	$R_L = 3 k\Omega$ to 7 kΩ, $V_{CC} = 3.3 V$	C _L = 150 pF to 1000) pF	18		150	V/µs

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.



^{\$} Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

[§] Pulse skew is defined as |tplH - tpHL| of each channel of the same device.

SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VOH	High-level output voltage	I _{OH} = -1 mA	V _{CC} – 0.6 V	V _{CC} – 0.1 V		V
VOL	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
.,	Death a main a larger through also called	V _{CC} = 3.3 V		1.5	2.4	.,
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 5 V		1.8	2.4	V
.,	Negative-going input threshold voltage	V _{CC} = 3.3 V	0.6	1.2		.,
V_{IT-}		V _{CC} = 5 V	0.8	1.5		V
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.3		V
rį	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

[†] All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 3)

	PARAMETER	TEST CONDITIONS	MIN TYPT MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output	0 450 = 5	300	ns
tPHL	Propagation delay time, high- to low-level output	C _L = 150 pF	300	ns
t _{sk(p)}	Pulse skew [‡]		300	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

NOTE 4: Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_\Gamma \le 10$ ns, $t_f \le 10$ ns.


Figure 1. Driver Slew Rate



[‡] Pulse skew is defined as |tpLH - tpHL| of each channel of the same device.

SLLS540B - JULY 2002 - REVISED NOVEMBER 2004


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, 50% duty cycle, $t_\Gamma \le 10 \ ns$, $t_f \le 10 \ ns$.

Figure 3. Receiver Propagation Delay Times

APPLICATION INFORMATION



 $\ensuremath{^\dagger\text{C3}}$ can be connected to VCC or GND.

V_{CC} vs CAPACITOR VALUES

VCC	C1	C2, C3, C4		
$3.3~V\pm0.3~V$	0.1 μF	0.1 μF		
$5~V\pm0.5~V$	0.047 μF	0.33 μF		
3~V~to~5.5~V	0.1 μF	0.47 μF		

Figure 4. Typical Operating Circuit and Capacitor Values







9-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65C3232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232DWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C3232PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232DWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

9-Aug-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN75C3232PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C3232PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265