捷多邦,专业PCB打样工厂,24小时**SNF746**BTLV16212 LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044E - DECEMBER 1997 - REVISED AUGUST 1999

- 4-Ω Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- Break-Before-Make Feature
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

NOTE:

For tape and reel order entry:

The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

description

The SN74CBTLV16212 provides 24 bits of high-speed bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

The SN74CBTLV16212 is specified by the break-before-make feature to have no through current when switching between B ports.

The SN74CBTLV16212 is characterized for operation from -40°C to 85°C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

		1 1		1
so l	1	\cup	56	S1
1A1	2		55] S2
1A2[3		54] 1B1
2A1	4		53] 1B2
2A2	5		52	2B1
3A1	6		51	2B2
3A2	7			3B1
GND [8			GND
4A1	9		48	3B2
4A2	10		47	4B1
5A1	11			4B2
5A2	12		45	
6A1	13			5B2
6A2	14			6B1
7A1	15			6B2
7A2	16		41	7B1
V _{CC}	17		40	F
8A1	18		39	8B1
GND	19		38	GND
8A2	20		37	8B2
9A1	21		36	9B1
9A2	22			9B2
10A1 l	23		34	
10A2	24		33	E
11A1	25		32	
11A2	26			11B2
12A1	27		30	12B1
12A2 [28		29	12B2

E WWW.DZSC.COM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SN74CBTLV16212 LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044E - DECEMBER 1997 - REVISED AUGUST 1999

FUNCTION TABLE

INPUTS			INPUTS/	OUTPUTS	FUNCTION		
S2	S1	S0	A1	A2	FUNCTION		
L	L	L	Z	Z	Disconnect		
L	L	Н	B1	Z	A1 port = B1 port		
L	Н	L	B2	Z	A1 port = B2 port		
L	Н	Н	Z	B1	A2 port = B1 port		
Н	L	L	Z	B2	A2 port = B2 port		
Н	L	Н	Z	Z	Disconnect		
Н	Н	L	B1	B2	A1 port = B1 port A2 port = B2 port		
н	Н	Н	B2	B1	A1 port = B2 port A2 port = B1 port		


logic diagram (positive logic)



SN74CBTLV16212 LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044E - DECEMBER 1997 - REVISED AUGUST 1999

simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)		0.5 V to 4.6 V
Continuous channel current		128 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2)	: DGG package)	81°C/W
	DGV package)	86°C/W
	DL package)	74°C/W
Storage temperature range, T _{sto}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT	
V _{CC} Supply voltage			3.6	V	
V _{IH} H	V _{CC} = 2.3 V to 2.7 V	1.7			
	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
VIL	$V_{CC} = 2.3 \text{ V to } 2.7$		0.7	\/	
	Low-level control input voltage $VCC = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	ľ	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SN74CBTLV16212 LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044E - DECEMBER 1997 - REVISED AUGUST 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 3 V,	I _I = -18 mA				-1.2	V
П		V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND				±1	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 3.6 V				10	μΑ
Icc		$V_{CC} = 3.6 \text{ V},$	$I_{O} = 0$,	$V_I = V_{CC}$ or GND			10	μΑ
∆l _{CC} ‡	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V _{CC} or GND			300	μΑ
Ci	Control inputs	V _I = 3 V or 0				5		pF
C _{io(OFI}	F)	$V_0 = 3 \text{ V or } 0,$	OE = VCC			8		pF
		V 00V	V _I = 0	I _I = 64 mA		5	8	
r _{on} §		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V = 0	I _I = 24 mA		5	8]
			V _I = 1.7 V,	I _I = 15 mA		27	40	Ω
		V _{CC} = 3 V	V _I = 0	I _I = 64 mA		5	7	22
				I _I = 24 mA		5	7	
			V _I = 2.4 V,	I _I = 15 mA		10	15	

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	
$t_{pd}\P$	A or B	B or A		0.15		0.25	ns
t _{pd}	S	B or A	3	11.1	3	8.8	ns
t _{en}	S	A or B	3	10.9	3	8.6	ns
^t dis	S	A or B	1	8.7	2	8.8	ns

[¶] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




[‡] This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS044E - DECEMBER 1997 - REVISED AUGUST 1999

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCDS044E - DECEMBER 1997 - REVISED AUGUST 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{r} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated