

FAIRCHILD
SEMICONDUCTOR™

March 1999
Revised May 2003

NC7WZ14

TinyLogic® UHS Dual Inverter with Schmitt Trigger Inputs

General Description

The NC7WZ14 is a dual inverter with Schmitt trigger input from Fairchild's Ultra High Speed Series of TinyLogic® in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and outputs are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage. Schmitt trigger inputs achieve typically 1V hysteresis between the positive-going and negative-going input threshold voltage at 5V V_{CC}.

Features

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed: t_{PD} 3.2 ns Typ into 50 pF at 5V V_{CC}
- High Output Drive: ±24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- Matches the performance of LCX when operated at 3.3V V_{CC}
- Power down high impedance inputs/outputs
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7WZ14P6X	MAA06A	Z14	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7WZ14L6X	MAC06A	A9	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol



Pin Descriptions

Pin Names	Description
A ₁ , A ₂	Data Inputs
Y ₁ , Y ₂	Output

Function Table

$$Y = \overline{A}$$

Input	Output
A	Y
L	H
H	L


H = HIGH Logic Level

L = LOW Logic Level

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.
MicroPak™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

Pin Assignments for SC70




Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Thru View)

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	-0.5V to +7V			
DC Input Voltage (V_{IN})	-0.5V to +7V			
DC Output Voltage (V_{OUT})	-0.5V to +7V			
DC Input Diode Current (I_{IK}) @ $V_{IN} < -0.5V$	-50 mA			
DC Output Diode Current (I_{OK}) @ $V_{OUT} < -0.5V$	-50 mA			
DC Output Current (I_{OUT})	± 100 mA			
DC V_{CC}/GND Current (I_{CC}/I_{GND})	± 50 mA			
Storage Temperature (T_{STG})	-65°C to +150°C			
Junction Temperature under Bias (T_J)	150°C			
Junction Lead Temperature (T_L) (Soldering, 10 seconds)	260°C			
Power Dissipation (P_D) @ +85°C	180 mW			

Recommended Operating Conditions (Note 2)

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25^\circ C$			Units	Conditions
			Min	Typ	Max		
V_P	Positive Threshold Voltage	1.65	0.6	1.4	0.6	V	
		1.8	0.7	1.5	0.7		
		2.3	1.0	1.8	1.0		
		3.0	1.3	2.2	1.3		
		4.5	1.9	3.1	1.9		
		5.5	2.2	3.6	2.2		
V_N	Negative Threshold Voltage	1.65	0.2	0.5	0.8	V	
		1.8	0.25	0.56	0.9		
		2.3	0.40	0.75	1.15		
		3.0	0.6	0.98	1.5		
		4.5	1.0	1.42	2.0		
		5.5	1.2	1.68	2.3		
V_H	Hysteresis Voltage	1.65	0.1	0.48	0.9	V	
		1.8	0.15	0.51	1.0		
		2.3	0.25	0.62	1.1		
		3.0	0.4	0.76	1.2		
		4.5	0.6	1.01	1.5		
		5.5	0.7	1.20	1.7		
V_{OH}	HIGH Level Output Voltage	1.65	1.55	1.65	1.55	$V_{IN} = V_{IL}$	$I_{OH} = -100 \mu A$
		1.8	1.7	1.8	1.7		
		2.3	2.2	2.3	2.2		
		3.0	2.9	3.0	2.9		
		4.5	4.4	4.5	4.4		
		1.65	1.29	1.52	1.29	V	$I_{OH} = -4 mA$ $I_{OH} = -8 mA$ $I_{OH} = -16 mA$ $I_{OH} = -24 mA$ $I_{OH} = -32 mA$
		2.3	1.9	2.14	1.9		
		3.0	2.4	2.75	2.4		
		3.0	2.3	2.62	2.3		
		4.5	3.8	4.13	3.8		

DC Electrical Characteristics (Continued)


Symbol	Parameter	V _{CC} (V)	T _A = +25°C			T _A = -40°C to +85°C		Units	Conditions
			Min	Typ	Max	Min	Max		
V _{OL}	LOW Level Output Voltage	1.65		0.0	0.1		0.1	V	V _{IN} = V _{IH} I _{OL} = 100 µA
		1.8		0.0	0.1		0.1		
		2.3		0.0	0.1		0.1		
		3.0		0.0	0.1		0.1		
		4.5		0.0	0.1		0.1		
		1.65		0.08	0.24		0.24		I _{OL} = 4 mA
		2.3		0.10	0.3		0.3		I _{OL} = 8 mA
		3.0		0.16	0.4		0.4		I _{OL} = 16 mA
		3.0		0.24	0.55		0.55		I _{OL} = 24 mA
		4.5		0.25	0.55		0.55		I _{OL} = 32 mA
I _{IN}	Input Leakage Current	0 to 5.5		±0.1		±1.0	µA	V _{IN} = 5.5V, GND	
I _{OFF}	Power Off Leakage Current	0.0		1		10	µA	V _{IN} or V _{OUT} = 5.5V	
I _{CC}	Quiescent Supply Current	1.65 to 5.5		1.0		10	µA	V _{IN} = 5.5V, GND	

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C			T _A = -40°C to +85°C		Units	Conditions	Fig. No.
			Min	Typ	Max	Min	Max			
t _{PLH}	Propagation Delay	1.65	2.5	7.6	13.1	2.5	14.5	ns	C _L = 15 pF, R _L = 1 MΩ	Figures 1, 3
		1.8	2.5	6.3	10.9	2.5	12			
		2.5 ± 0.2	1.8	4.3	7.4	1.8	8.1			
		3.3 ± 0.3	1.5	3.3	5.0	1.5	5.5			
		5.0 ± 0.5	1.0	2.7	4.1	1.0	4.5			
t _{PHL}	Propagation Delay	3.3 ± 0.3	1.8	4.0	6.0	1.8	6.6	ns	C _L = 50 pF, R _L = 500Ω	Figures 1, 3
		5.0 ± 0.5	1.2	3.2	4.9	1.2	5.4			
C _{IN}	Input Capacitance	0		2.5				pF		
C _{PD}	Power Dissipation Capacitance	3.3		11				pF	(Note 3)	Figure 2
Note 3: C _{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I _{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C _{PD} is related to I _{CCD} dynamic operating current by the expression: I _{CCD} = (C _{PD})(V _{CC})(I _{IN}) + (I _{CCstatic}).										


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:
I_{CCD} = (C_{PD})(V_{CC})(I_{IN}) + (I_{CCstatic}).

AC Loading and Waveforms



C_L includes load and stray capacitance
Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveform; t_r = t_f = 1.8 ns;
PRR = variable; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit




FIGURE 3. AC Waveforms



NC7WZ14

Tape and Reel Specification

TAPE FORMAT for SC70

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
P6X	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed





TAPE DIMENSIONS inches (millimeters)



Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	8 mm	0.093 (2.35)	0.096 (2.45)	0.138 ± 0.004 (3.5 ± 0.10)	0.053 ± 0.004 (1.35 ± 0.10)	0.157 (4)	0.315 ± 0.004 (8 ± 0.1)


Tape and Reel Specification (Continued)

TAPE FORMAT for MicroPak

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status																		
L6X	Leader (Start End) Carrier Trailer (Hub End)	125 (typ) 5000 75 (typ)	Empty Filled Empty	Sealed Sealed Sealed																		
																						
																						
																						
REEL DIMENSIONS inches (millimeters)																						
																						
<table border="1"> <thead> <tr> <th>Tape Size</th><th>A</th><th>B</th><th>C</th><th>D</th><th>N</th><th>W1</th><th>W2</th><th>W3</th></tr> </thead> <tbody> <tr> <td>8 mm</td><td>7.0 (177.8)</td><td>0.059 (1.50)</td><td>0.512 (13.00)</td><td>0.795 (20.20)</td><td>2.165 (55.00)</td><td>0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)</td><td>0.567 (14.40)</td><td>W1 + 0.078/-0.039 (W1 + 2.00/-1.00)</td></tr> </tbody> </table>					Tape Size	A	B	C	D	N	W1	W2	W3	8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)
Tape Size	A	B	C	D	N	W1	W2	W3														
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/-0.000 (8.40 + 1.50/-0.00)	0.567 (14.40)	W1 + 0.078/-0.039 (W1 + 2.00/-1.00)														

NC7WZ14

Physical Dimensions inches (millimeters) unless otherwise noted



DETAIL A


NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA06ARevC

**6-Lead SC70, EIAJ SC88, 1.25mm Wide
Package Number MAA06A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

**6-Lead MicroPak, 1.0mm Wide
Package Number MAC06A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com