
TEXAS INSTRUMENTS

CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

Data sheet acquired from Harris Semiconductor



Octal D-Type Flip-Flops, 3-State

Positive-Edge Triggered

CD54/74AC/ACT374 - Non-Inverting CD54/74AC/ACT534 - Inverting

Type Features:

- Buffered inputs
- Typical propagation delay: 5 ns @ V_{CC} = 5 V, T_A = 25° C, C_L = 50 pF

FUNCTIONAL DIAGRAM

74AC/ACT574.)

df.dzsc.com

Family Features:

- Exceeds 2-kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latch-up-resistant CMOS process and circuit design
- Speed of bipolar FAST*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply
- ± 24-mA output drive current
 - Fanout to 15 FAST* ICs
 - Drives 50-ohm transmission lines

*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

The CD74AC/ACT374 and CD74AC/ACT534 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The RCA-CD54/74AC374 and CD54/74AC534 and the

CD54/74ACT374 and CD54/74ACT534 octal D-type, 3-state,

positive-edge triggered flip-flops use the RCA ADVANCED

CMOS technology. The eight flip-flops enter data into their

registers on the LOW-to-HIGH transition of the clock (CP).

The Output Enable (OE) controls the 3-state outputs and is

independent of the register operation. When the Output

Enable (OE) is HIGH, the outputs are in the high-impedance

state. The CD54/74AC/ACT374 and CD54/74AC/ACT534

share the same pin configurations, but the CD54/74AC/

ACT374 outputs are non-inverted while the CD54/74AC/

ACT534 devices have inverted outputs. (For flow-through

pin configurations, see CD54/74AC/ACT564 and CD54/

The CD54AC/ACT374 and CD54AC/ACT534, available in chip form (H suffix), are operable over the -55 to +125×C temperature range.

TRUTH TABLE 0750 COM

10.0	INPUTS			PUTS
WIE -		374	534	
ŌE	СР	Dn	Qn	Qn
L		Н	Н	L
L		L	L	Н
L	L	X	QO	QO
Н	Х	X	Z	Z

H = High level (steady state)

L = Low level (steady state)

X = Don't care

Transition from low to high level

QO = The level of Q before the indicated steady-state input conditions were established

Z = High impedance

Technical Data

CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE (V _{CC})0.5 to 6 V
DC INPUT DIODE CURRENT. In: (for $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$)
DC OUTPUT DIODE CURRENT. I_{OK} (for $V_0 < -0.5$ V or $V_0 > V_{CC} + 0.5$ V)
DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, Io (for $V_0 > -0.5 \text{ V}$ or $V_0 < V_{cc} + 0.5 \text{ V}$) $\pm 50 \text{ mA}$
DC V _{CC} or GROUND CURRENT (I _{CC} or I _{GND}) ±100 mA*
POWER DISCIPATION REP BACKAGE (P.)
For $T_A = -55$ to $+100^{\circ}$ C (PACKAGE TYPE E)
For T _A = +100 to +125°C (PACKAGE TYPE E)
For T _A = -55 to +70°C (PACKAGE TYPE M)
For T _A = +70 to +125°C (PACKAGE TYPE M)
OPERATING-TEMPERATURE RANGE (T _A)55 to ± 125°C
STORAGE TEMPERATURE (T _{stg})65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s maximum
Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only +300°C
*For up to 4 outputs per device; add + 25 mA for each additional output.

RECOMMENDED OPERATING CONDITIONS:


For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

	LIM	LIMITS			
CHARACTERISTIC	MIN.	MAX.	UNITS		
Supply-Voltage Range, V _{cc} *: (For T _A = Full Package-Temperature Range) AC Types ACT Types	1.5 4.5	5.5 5.5	V		
DC Input or Output Voltage, V _i , V _o	0	Vcc	V		
Operating Temperature, T _A	-55	+125	°C		
Input Rise and Fall Slew Rate, dt/dv at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V		

^{*}Unless otherwise specified, all voltages are referenced to ground.

TERMINAL ASSIGNMENT DIAGRAMS





CD54/74AC/ACT374

CD54/74AC/ACT534

CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

STATIC ELECTRICAL CHARACTERISTICS: AC Series

						AMBIEN	T TEMP	RATUR	E (T _A) - °	С	
CHARACTERIST	ics	TEST CO	NDITIONS	V _{cc}		25	-40 (o +85	-55 to +125		UNITS
		(V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input				1.5	1.2	_	1.2	_	1.2	<u> </u>	
Voltage	ViH			3	2.1	_	2.1	T -	2.1		1 v
				5.5	3.85		3.85	_	3.85	<u> </u>	7
Low-Level Input				1.5		0.3	T —	0.3	1 –	0.3	
Voltage	V _{IL}			3		0.9		0.9		0.9	1 v
				5.5	_	1.65	_	1.65	l –	1.65	1
High-Level Output			-0.05	1.5	1.4	<u> </u>	1.4	_	1.4	_	
Voltage Vol	V _{OH}	ViH	-0.05	3	2.9	<u> </u>	2.9		2.9		1
		or	-0.05	4.5	4.4		4.4		4.4		1
		VIL	-4	3	2.58	1 _	2.48	_	2.4		l v
			-24	4.5	3.94	T -	3.8		3.7	_	1
		#, * {	-75	5.5	_		3.85		_	_	1
		" , " {	-50	5.5	<u> </u>		-		3.85		1
Low-Level Output			0.05	1.5	_	0.1		0.1		0.1	
Voltage	Vol	V _{IH}	0.05	3	_	0.1	_	0.1	_	0.1	1
		or	0.05	4.5	_	0.1	_	0.1	_	0.1	1
		ViL	12	3	_	0.36	_	0.44	_	0.5	l v
			24	4.5	-	0.36	_	0.44	_	0.5	
		#, * {	75	5.5	_			1.65		_	•
		" '	50	5.5	_	_		_	_	1.65	
Input Leakage Current	ł,	V∞ or GND		5.5		±0.1	_	±1		±1	μΑ
3-State Leakage		VIH									
Current	loz	or									
		VIL						į			
		$V_0 =$		5.5	_	±0.5	_	±5		±10	μΑ
	[Vcc	}						ļ		
		or					ļ			j	
_	1	GND						[ĺ		
Quiescent Supply Current, MSI	l∝	V _∞ or GND	0	5.5	-	8	-	80	_	160	μΑ

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

* Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

STATIC ELECTRICAL CHARACTERISTICS: ACT Series

				-	AMBIENT	TEMPE	RATURE	(T _A) - °C	;		
CHARACTERISTIC	cs	TEST CO	DITIONS	V _{cc}	+;	25	-40 to	+85	-55 to +125		UNITS
		V, (V)	V ₁ l ₀ (WA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}			4.5 to 5.5	2		2		2	_	٧
Low-Level Input Voltage	V _{IL}			4.5 to 5.5	_	0.8	_	0.8	_	0.8	v
High-Level Output		V _{iH}	-0.05	4.5	4.4	_	4.4		4.4		
Voltage	V _{OH}	V _{OH} or V _{IL}	-24	4.5	3.94		3.8		3.7		V
			-75	5.5	_	_	3.85				
		#, * {	-50	5.5	-	_	_		3.85		
Low-Level Output	utput	VIH	0.05	4.5		0.1		0.1		0.1	
Voltage V _{oL}	or V _{IL}	24	4.5	_	0.36	_	0.44		0.5	l v	
		1 1	75	5.5	_	_		1.65]
		#, * {	50	5.5	_		_			1.65	
Input Leakage Current	* I ₁	V _{cc} or GND		5.5	_	±0.1	_	±1	_	±1	μΑ
3-State Leakage Current	loz	V _{IH} or V _{IL} Vo = Vcc or GND		5.5		±0.5		±5	_	±10	μΑ
Quiescent Supply Current, MSI	lcc	V _{cc} or GND	0	5.5		8	_	80	_	160	μΑ
Additional Quiescent Current per Input P TTL Inputs High 1 Unit Load		V _{cc} -2.1		4.5 to 5.5	_	2.4	_	2.8	_	3	mA

[#]Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

ACT INPUT LOADING TABLE

INPUT	UNIT LOADS*
D, ŌĒ	0.7
CP	1.17

^{*}Unit load is Δl_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

^{*}Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

PREREQUISITE FOR SWITCHING: AC Series

				ENT TEMPE	RATURE (T	(A) - °C	
CHARACTERISTICS	SYMBOL	V _{cc} (V)	-40 to +85		-55 to +125		UNITS
			MIN.	MAX.	MIN.	MAX.]
Clock Pulse Width	tw	1.5 3.3* 5†	44 4.9 3.5		50 5.6 4		ns
Setup Time Data to Clock	tsu	1.5 3.3 5	2 2 2		2 2 2		ns
Hold Time Data to Clock	tн	1.5 3.3 5	2 2 2		2 2 2	_ 	ns
Maximum Clock Frequency	f _{MAX}	1.5 3.3 5	11 101 143		10 89 125		MHz

*3.3 V: min. is @ 3 V †5 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: AC Series; t_r , t_t = 3 ns, C_L = 50 pF

			AMBI	(A) - °C			
CHARACTERISTICS	SYMBOL	V _{cc}	-40 1	-40 to +85		+125	UNITS
]	(V)	MIN.	MAX.	MIN.	MAX.	
Propagation Delays: Clock to Q AC374	t _{PLH}	1.5 3.3* 5†	3.9 2.8	123 13.7 9.8	— 3.8 2.7	135 15.1 10.8	ns
Clock to Q AC534	t _{PLH} t _{PHL}	1.5 3.3 5	4.1 2.9	128 14.4 10.3	_ 4 2.8	141 15.8 11.3	ns
Output Enable to Q, Q	tezi tezh	1.5 3.3 5	5.6 3.7	165 19.8 13.2	 5.5 3.6	181 21.8 14.5	ns
Output Disable to Q, Q	t _{PLZ}	1.5 3.3 5	4.7 3.7	165 16.5 13.2	4.5 3.6	181 18.1 14.5	ns
Power Dissipation Capacitance	Cep§	_	67	Тур.	67	т	pF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C			V	
Max. (Peak) Vol During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Тур. @ 25°С		٧		
Input Capacitance	Cı	-		10		10	ρF
3-State Output Capacitance	Co	_	_	15	_	15	pF

*3.3 V: min. is @ 3.6 V max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V

§CPD is used to determine the dynamic power consumption, per flip flop.

 $P_D = C_{PD} V_{CC}^2 f_i + \sum V_{CC}^2 f_0 C_L$ where $f_i =$ input frequency

fo = output frequency

 $C_L = output load capacitance$

 $V_{cc} = supply voltage.$

Technical Data

CD54/74AC374, CD54/74AC534 CD54/74ACT374, CD54/74ACT534

PREREQUISITE FOR SWITCHING: ACT Series

-	` '	V _{cc} (V)	AMBI	Τ,				
CHARACTERISTICS	SYMBOL		-40 to +85		-55 to +125		UNITS	
			MIN.	MAX.	- MIN.	MAX.	1	
Clock Pulse Width	tw	5†	3.9	_	4.5	_	ns	
Setup Time Data to Clock	tsu	5	2	_	2	-	ns	
Hold Time Data to Clock	t _H	5	2.6	_	3	_	ns	
Maximum Clock Frequency	f _{MAX}	5	125	_	110	_	MHz	

15 V: min. is @ 4.5 V

SWITCHING CHARACTERISTICS: ACT Series; t, t, = 3 ns, C, = 50 pF

			AMBI	AMBIENT TEMPERATURE (TA) - °C				
CHARACTERISTICS	SYMBOL	V _{cc}	-40 to +85		-55 to +125		UNITS	
•	1	(V)	MIN.	MAX.	MIN.	MAX.] .	
Propagation Delays: Clock to Q ACT374	teьн teнь	5†	2.9	10.2	2.8	11.2	ns	
Clock to Q ACT534	tpLH tpHL	5	3	10.6	2.9	11.7	ns	
Output Enable and Disable to Q ACT374	tplz tpHz tpZL tpZH	5	3.7	13.2	3.6	14.5	ns	
Output Enable and Disable to Q ACT534	tplz tpHz tpZL tpZH	5	3.7	13.2	3.6	14.5	ns	
Power Dissipation Capacitance	C _{PD} §		67	Тур.	67	Тур.	pF	
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{онv} See Fig. 1	5	4 Typ. @ 25°C			V		
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} See Fig. 1	5	1 Typ. @ 25°C		v			
Input Capacitance	C _i	-		10	_	10	pF	
3-State Output Capacitance	Co	_	_	15	-	15	pF	

†5 V: min. is @ 5.5 V max. is @ 4.5 V


§C_{PD} is used to determine the dynamic power consumption, per flip flop.

 $P_D = C_{PD} V_{CC}^2 f_i + V_{CC}^2 f_0 C_L + V_{CC} \Delta I_{CC}$ where $f_i = input$ frequency

fo = output frequency

 C_L = output load capacitance V_{CC} = supply voltage.

PARAMETER MEASUREMENT INFORMATION



NOTES:


- NOTES:

 1. VOHY AND VOLP ARE MEASURED WITH RESPECT TO A GROUND REFERENCE NEAR THE OUTPUT UNDER TEST.

 2. INPUT PULSES HAVE THE FOLLOWING CHARACTERISTICS: PAR § 1 MH.1, § 3 no. § 9 no. § 1 ks We vi ne.

 3. R.F. FIXTURE WITH 700-MMz DESIGN RULES REQUIRED.
- IC SHOULD BE SOLDERED INTO TEST BOARD AND BYPASSED WITH 0.1 µF CAPACITOR. SCOPE AND PROBES REQUIRE 700-MHz SANDWIDTH


9205-42406




*For AC series only: When V_{CC} = 1.5V, R_L = 1 k Ω

Fig. 1 - Simultaneous switching transient waveforms.

Fig. 2 - Three-state propagation delay waveforms and test circuit.





OUTPUT LOAD *FOR AC SERIES ONLY: WHEN VCC = 1.5 V, RL = 1 kΩ

9205 - 42389

Fig. 3 - Propagation delay times and test circuit.

	CD54/74AC	CD54/74ACT
Input Level	V _{cc}	3 V
Input Switching Voltage, Vs	0.5 V _{CC}	1.5 V
Output Switching Voltage, Vs	0.5 V _{cc}	0.5 V _{cc}





26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54AC374F3A	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD54ACT374F3A	ACTIVE	CDIP	J	20	1	TBD	Call TI	Level-NC-NC-NC
CD54ACT534F3A	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
CD74AC374E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74AC374EE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74AC374M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC374M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC374M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC374ME4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC534M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC534M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT374E	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD74ACT374M	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT374M96	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT374M96E4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74ACT374ME4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



PACKAGE OPTION ADDENDUM

26-Sep-2005

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265