







SLOS382 - SEPTEMBER 2001

LOW-NOISE, HIGH-SPEED, 450 mA CURRENT FEEDBACK AMPLIFIERS

FEATURES

- Low Noise
 - 2.9 pA/√Hz Noninverting Current Noise
 - 10.8 pA/√Hz Inverting Current Noise
 - 2.2 nV/√Hz Voltage Noise
- High Output Current, 450 mA
- High Speed
 - 128 MHz, -3 dB BW(R_I = 50 Ω , R_F = 470 Ω)
 - 1550 V/μs Slew Rate (G = 2, $R_1 = 50 Ω$)
- Wide Output Swing
 - 26 V_{PP} Output Voltage, $R_L = 50 \Omega$
- Low Distortion
 - $-80 \text{ dBc} (1 \text{ MHz}, 2 \text{ V}_{PP}, G = 2)$
- Low Power Shutdown Mode (THS3125)
 - 370-μA Shutdown Supply Current
- Standard SOIC, SOIC PowerPAD™, and TSSOP PowerPAD Package

APPLICATIONS

- Video Distribution
- Instrumentation

- Line Drivers
- Motor Drivers
- Piezo Drivers

DESCRIPTION


The THS3122/5 are low-noise, high-speed current feedback amplifiers, with high output current drive. This makes them ideal for any application that requires low distortion over a wide frequency with heavy loads. The THS3122/5 can drive four serially terminated video lines while maintaining a differential gain error less than 0.03%.


The high output drive capability of the THS3122/5 enables the devices to drive $50-\Omega$ loads with low distortion over a wide range of output voltages:


- -80 -dBc THD at 2 $V_{\mbox{\footnotesize{PP}}}$
- -75 -dBc THD at 8 Vpp

The THS3122/5 can operate from ± 5 V to ± 15 V supply voltages while drawing as little as 7.2 mA of supply current per channel. They offer a low power shutdown mode, reducing the supply current to only 370 μ A. The THS3122/5 are packaged in a standard SOIC, SOIC PowerPADTM, and TSSOP PowerPAD packages.

VOLTAGE NOISE AND CURRENT NOISE







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AVAILABLE OPTIONS

		PACKAGED DE	VICE		EVALUATION.
TA	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	EVALUATION MODULES
0°C to 70°C	THS3122CD	THS3122CDDA	THS3125CD	THS3125CPWP	THS3122EVM
-40°C to 85°C	THS3122ID	THS3122IDDA	THS3125ID	THS3125IPWP	THS3125EVM

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC+} to V _{CC-}	
Output current (see Note 1)	
Differential input voltage	± 4 V
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	See Dissipation Ratings Table
Operating free-air temperature, T _A : Commercial	0°C to 70°C
Industrial	–40°C to 85°C
Storage temperature, T _{stq} : Commercial	–65°C to 125°C
Industrial	–65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS3122 and THS3125 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD™ thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	AL^{θ}	T _A = 25°C POWER RATING
D-8	95°C/W [‡]	1.32 W
DDA	67°C/W	1.87 W
D-14	66.6°C/W [‡]	1.88 W
PWP	37.5°C/W	3.3 W

[‡] This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ JA is168°C/W for the D-8 package and 122.3°C/W for the D-14 package.

recommended operating conditions

		MIN	NOM	MAX	UNIT
	Dual supply	±5		±15	.,
Supply voltage, V _{CC+} to V _{CC-}	Single supply	10		30	V
Or continue for a single continue T	C-suffix	0		70	00
Operating free-air temperature, T _A	I-suffix	-40		85	°C
Object de comme de la contraction de discourse de la CNID de la	High level (device shutdown)	2			.,
Shutdown pin input levels, relative to the GND pin	Low level (device active)			0.8	V



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted)

dynamic performance

	PARAMETER		TEST CONDIT	IONS	MIN TYP	MAX	UNIT	
		D. 50.0	$R_F = 50 \Omega$,	V _{CC} = ±5 V	138			
	Coroll since hear duidth (2 dD)	R _L = 50 Ω	G = 1	V _{CC} = ±15 V	160			
	Small-signal bandwidth (–3 dB)	D. 50.0	R _F =470 Ω,	V _{CC} = ±5 V	126		MHz	
DW.		$R_L = 50 \Omega$	G = 2	$V_{CC} = \pm 15 \text{ V}$	128		MHZ	
BW	Donahuidth (0.4 dD)		R _F = 470 Ω,	V _{CC} = ±5 V	20			
	Bandwidth (0.1 dB)		G = 2	$V_{CC} = \pm 15 \text{ V}$	30			
	Full marriage has a dividable	0 4	V _{O(PP)} = 4 V	V _{CC} = ±5 V	47		N41.1-	
	Full power bandwidth $G = -$	G = -1	V _{O(pp)} = 20 V	$V_{CC} = \pm 15 \text{ V}$	64		MHz	
			V _O = 10 V _{PP}	$V_{CC} = \pm 15 \text{ V}$	1550			
SR	Slew rate (see Note 2), G=8	G = 2 $R_F = 680 \Omega$	V- 5V	$V_{CC} = \pm 5 \text{ V}$	500		V/μs	
		14F = 000 22	$V_O = 5 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	1000			
	California de O 40/	0 4	$V_O = 2 V_{PP}$	$V_{CC} = \pm 5 \text{ V}$	53			
t _S	Settling time to 0.1%	G = -1	Vo = 5 Vpp	$V_{CC} = \pm 15 \text{ V}$	64		ns	

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

	PARAMET	ER		TEST CONDITION	ONS	MIN TYP	MAX	UNIT
				$R_F = 470 \Omega$,	V _{O(PP)} = 2 V	-80		
THD Total harmonic distort		ion	$V_{CC} = \pm 15 \text{ V}$, f = 1 MHz	V _{O(PP)} = 8 V	-75		dBc
טחו	rotal narmonic distort	ION		$R_F = 470 \Omega$,	V _{O(PP)} = 2 V	-77		UBC
			$V_{CC} = \pm 5 V$,	f = 1 MHz	V _{O(PP)} = 5 V	-76		1
٧n	Input voltage noise		$V_{CC} = \pm 5 \text{ V}, =$	±15 V	f = 10 kHz	2.2		nV/√ Hz
	land compatible	Noninverting Input		145.1/	. 40 111-	2.9		pA/√Hz
^I n	Input current noise	Inverting Input	$V_{CC} = \pm 5 \text{ V}, $	±15 V	f = 10 kHz	10.8		pA/√HZ
	Crosstalls		G = 2,	f = 1 MHz,	$V_{CC} = \pm 5 \text{ V}$	-67		dD.
	Crosstalk		$V_O = 2 V_{PP}$		$V_{CC} = \pm 15 \text{ V}$	-67		dBc
	Differential main arms		G = 2	R _I = 150 Ω	$V_{CC} = \pm 5 \text{ V}$	0.01%		
	Differential gain error		40 IRE modu	_	$V_{CC} = \pm 15 \text{ V}$	0.01%		
	Differential phase and		±100 IRE Rai	•	$V_{CC} = \pm 5 \text{ V}$	0.011°		
	Differential phase erro)T	NTSC and PA	\L	$V_{CC} = \pm 15 \text{ V}$	0.011°		



SLOS382 - SEPTEMBER 2001

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

dc performance

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
	hand effect celtars		T _A = 25°C		4.4	6	
	Input offset voltage	$V_{IC} = 0 V$	T _A = full range			8	>/
VIO	Observed offset wells as seatching	$V_O = 0 V$, $V_{CC} = \pm 5 V$,	T _A = 25°C		0.4	2	mV
	Channel offset voltage matching	$V_{CC} = \pm 15 \text{ V}$	T _A = full range			3	
	Offset drift		T _A = full range		10		μV/°C
	INI. Leave the comment	V _{IC} = 0 V,	T _A = 25°C		6	23	
l.	IN- Input bias current	$V_{O} = 0 V$	T _A = full range			30	
IB	INI. Level his a server	$V_{CC} = \pm 5 \text{ V},$	T _A = 25°C		0.33	2	μΑ
	IN+ Input bias current	$V_{CC} = \pm 15 \text{ V}$	T _A = full range			3	
	land offer a compart	$V_{IC} = 0 V$, $V_{O} = 0 V$,	T _A = 25°C		5.4	22	4
110	Input offset current	$V_{CC} = \pm 5 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$	T _A = full range			30	μΑ
Z _{OL}	Open loop transimpedance	$V_{CC} = \pm 5 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$	R _L = 1 kΩ,		1		МΩ

input characteristics

	PARAMETER	PARAMETER TEST CONDITIONS			TYP	MAX	UNIT
.,	$V_{CC} = \pm 5 V$		T 6.11	±2.5	±2.7		
VICR	Input common-mode voltage range	$V_{CC} = \pm 15 \text{ V}$	T _A = full range	±12.5	±12.7		V
		V _{CC} = ±5 V,	$V_{CC} = \pm 5 \text{ V},$ $T_A = 25^{\circ}\text{C}$		62		
CMDD	CMRR Common-mode rejection ratio $V_1 = -2.5 \text{ V to } 2.5 \text{ V}$	T _A = full range	56			dB	
CIVIKK	Common-mode rejection ratio	$V_{CC} = \pm 15 \text{ V},$	T _A = 25°C	63	67		uБ
		$V_I = -12.5 \text{ V to } 12.5 \text{ V}$	T _A = full range	60			
1	Leavet manifestation and	IN+			1.5		MΩ
RĮ	Input resistance	IN-			15		Ω
Ci	Input capacitance				2		pF

output characteristics

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
		$G = 4$, $V_I = 1.06 V$, $V_{CC} = \pm 5 V$	$R_L = 1 \text{ k}\Omega$,	T _A = 25°C		4.1		V
		G = 4, V _I = 1.025 V,	$R_1 = 50 \Omega$	T _A = 25°C	3.8	4		
\ \ \ -	Outrot valta as assis	$V_{CC} = \pm 5 \text{ V}$	RL = 50 Ω,	T _A = full range	3.7			V
Vo	Output voltage swing	$G = 4$, $V_I = 3.6 V$, $V_{CC} = \pm 15 V$	$R_L = 1 \text{ k}\Omega,$	T _A = 25°C		14.2		v
		G = 4, V _I = 3.325 V,	D 50.0	T _A = 25°C	12	13.3		.,
		$V_{CC} = \pm 15 \text{ V}$	$R_L = 50 \Omega$,	T _A = full range	11.5			V
	Output summer this	$G = 4$, $V_I = 1.025 V$, $V_{CC} = \pm 5 V$	R _L = 10 Ω,	T _A = 25°C	200	280		mA
10	Output current drive	$G = 4$, $V_I = 3.325$ V, $V_{CC} = \pm 15$ V	R _L = 25 Ω,	T _A = 25°C	360	440	·	mA
r _O	Output resistance		open loop	T _A = 25°C		14		Ω



electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC} = ± 15 V, R_F = 750 Ω , R_L = 100 Ω (unless otherwise noted) (continued)

power supply

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
			T _A = 25°C		7.2	9	
 .	Octobroad comment (non-shares)	$V_{CC} = \pm 5V$	T _A = full range			10	
Icc	Quiescent current (per channel)	.45.7	T _A = 25°C		8.4	10.5	mA
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			11.5	
		V 15.V 14.V	T _A = 25°C	53	60		
B0BB		$V_{CC} = \pm 5 \text{ V} \pm 1 \text{ V}$	T _A = full range	50			
PSRR	Power supply rejection ratio	.45.7.4.7	T _A = 25°C	68	73		dB
		$V_{CC} = \pm 15 \text{ V} \pm 1 \text{ V}$	T _A = full range	66			

shutdown characteristics (THS3125 only)

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
ICC(SHDN)	Shutdown quiescent current (per channel)		V(SHDN) = 3.3 V		370	500	μΑ
tDIS	Disable time (see Note 3)				200		ns
tEN	Enable time (see Note 3)	GND = 0 V VCC = ±5 V to ±15 V			500		ns
IL(SHDN)	Shutdown pin low level leakage current	VCC = ±0 V 10 ±10 V	V(SHDN) = 0 V		18	25	μΑ
I _{IH} (SHDN)	Shutdown pin high level leakage current		V _(SHDN) = 3.3 V		110	130	μΑ

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
	Small signal closed loop gain	vs Frequency	1 – 10
	Small and large signal output	vs Frequency	11, 12
		vs Frequency	13, 14, 15
	Harmonic distortion	vs Peak-to-peak output voltage	16, 17
V _n , I _n	Voltage noise and current noise	vs Frequency	18
CMRR	Common-mode rejection ratio	vs Frequency	19
	Crosstalk	vs Frequency	20
Z _o	Output impedance	vs Frequency	21
SR	Slew rate	vs Output voltage step	22
.,		vs Free-air temperature	23
V _{IO}	Input offset voltage	vs Common-mode input voltage	24
ΙΒ	Input bias current	vs Free-air temperature	25
VО	Output voltage	vs Load current	26
		vs Free-air temperature	27
	Quiescent current	vs Supply voltage	28
ICC	Shutdown supply current	vs Free-air temperature	29
	Differential gain and phase error	vs 75 Ω serially terminated loads	30, 31
	Shutdown response		32
	Small signal pulse response		33, 34
	Large signal pulse response		35, 36



SMALL SIGNAL CLOSED LOOP GAIN FREQUENCY $R_F = 330 \Omega$ Small Signal Closed Loop Gain – dB $R_F = 680 \Omega$ $R_F = 500 \Omega$ -12 -15 -18 -21 -24 $V_{CC} = \pm 5 V$, -27 $R_L = 50 \Omega$ -30 0.1 10 100 1000 f - Frequency - MHz

SMALL SIGNAL CLOSED LOOP GAIN



SMALL SIGNAL CLOSED LOOP GAIN vs FREQUENCY




Figure 1






Figure 2




Figure 3

SMALL SIGNAL CLOSED LOOP GAIN




Figure 4






Figure 5




Figure 6

SMALL SIGNAL CLOSED LOOP GAIN





Figure 7 Figure 8 Figure 9

쁑

Small Signal Closed Loop Gain

SMALL AND LARGE SIGNAL OUTPUT



SMALL AND LARGE SIGNAL OUTPUT





Figure 10

 $V_{CC} = \pm 15 \text{ V},$

 $R_L = 50 \Omega$

0.1



10

f - Frequency - MHz

100

1000




Figure 11

HARMONIC DISTORTION




Figure 12

HARMONIC DISTORTION




Figure 13







Figure 16

Figure 14

HARMONIC DISTORTION vs



VOLTAGE NOISE AND CURRENT NOISE
vs
FREQUENCY

Figure 15




Figure 17

Figure 18








Figure 26

Figure 27




Figure 28

DIFFERENTIAL PHASE AND GAIN ERROR




Figure 30

VS FREE-AIR TEMPERATURE 450 400 VSD = 3.3 V RF = 750 Ω VCC = ±15 V VCC = ±5 V 100 100 50

SHUTDOWN SUPPLY CURRENT

Figure 29

TA - Free-Air Temperature - °C

0

DIFFERENTIAL PHASE AND GAIN ERROR






Figure 31








Figure 32 Figure 33 Figure 34






Figure 35




Figure 36




MECHANICAL DATA

D (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



MECHANICAL INFORMATION

DDA (S-PDSO-G8)

Power PAD™ PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.




MECHANICAL INFORMATION

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153







19-May-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
THS3122CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122CDDA	ACTIVE	SO Power PAD	DDA	8	75	TBD	Call TI	Level-1-235C-UNLIM
THS3122CDDAR	ACTIVE	SO Power PAD	DDA	8	2500	TBD	Call TI	Level-1-235C-UNLIM
THS3122CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122IDDA	ACTIVE	SO Power PAD	DDA	8	75	TBD	Call TI	Level-1-235C-UNLIM
THS3122IDDAR	ACTIVE	SO Power PAD	DDA	8	2500	TBD	Call TI	Level-1-235C-UNLIM
THS3122IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3122IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125CD	ACTIVE	SOIC	D	14	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125CDG4	ACTIVE	SOIC	D	14	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125CPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125CPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125CPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125CPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125ID	ACTIVE	SOIC	D	14	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
THS3125IPWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR



PACKAGE OPTION ADDENDUM

19-May-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
THS3125IPWPG4	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125IPWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
THS3125IPWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265