

8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

FEATURES

- **Low-Voltage Differential 30-**Ω **to 55-**Ω **Line Drivers and Receivers for Signaling Rates(1) Up to 250 Mbps; Clock Frequencies Up to 125 MHz**
- \bullet **Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange**
- \bullet **Power Up/Down Glitch Free**
- \bullet **Controlled Driver Output Voltage Transition Times for Improved Signal Quality**
- \bullet **−1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise**
- \bullet **Bus Pins High Impedance When Driver Disabled or V_{CC} ≤ 1.5 V**
- \bullet **Independent Enables for each Driver**
- $\ddot{}$ **Bus Pin ESD Protection Exceeds 8 kV**
- \bullet **Packaged in 64-Pin TSSOP (DGG)**

APPLICATIONS

- \bullet **Parallel Multipoint Data and Clock Transmission Via Backplanes and Cables**
- \bullet **Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485**
- \bullet **Cellular Base Stations**
- $\ddot{}$ **Central-Office Switches**
- \bullet **Network Switches and Routers**

DESCRIPTION

The SN65MLVD080 and SN65MLVD082 provide eight half-duplex transceivers for transmitting and receiving Multipoint-Low-Voltage Differential Signals in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. The driver outputs have been designed to support multipoint buses presenting loads as low as 30-Ω and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD080) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers (SN65MLVD082) implement a failsafe by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns, complying with the M-LVDS standard to provide operation at 250 Mbps while also accommodating stubs on the bus. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges. The M-LVDS standard allows for 32 nodes on the bus providing a high-speed replacement for RS-485 where lower common-mode can be tolerated or when higher signaling rates are needed.

The driver logic inputs and the receiver logic outputs are on separate pins rather than tied together as in some transceiver designs. The drivers have separate enables (DE) and the receivers are enabled globally through (RE) . This arrangement of separate logic inputs, logic outputs, and enable pins allows for a listen-while-talking operation. The devices are characterized for operation from −40°C to 85°C.

LOGIC DIAGRAM (POSITIVE LOGIC)

DIPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

 (1) The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PACKAGE DISSIPATION RATINGS

(1) This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

(2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(3) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

(1) When all channels are running at a 125-MHz clock frequency, a 250 lfm is required for a low-K board, and 150 lfm is required for a high-K board. In such applications, a TI 1:8 or dual 1:4 M-LVDS buffer is highly recommended, SN65MLVD128 or SN65MLVD129, to fan out clock signals in multiple paths.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114−A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

RECOMMENDED OPERATING CONDITIONS

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. (2) All typical values are at 25°C and with a 3.3-V supply voltage.

(3) HP4194A impedance analyzer (or equivalent)

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted(1)

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

BUS INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

 (1) All typical values are at 25°C and with a 3.3-V supply voltage.

(2) HP4194A impedance analyzer (or equivalent)

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

 (1) All typical values are at 25°C and with a 3.3-V supply voltage.

 (2) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

 (3) t_r = t_f = 0.5 ns (10% to 90%), measured over 30 k samples.

 (4) t_r = t_f = 0.5 ns (10% to 90%), measured over 100 k samples.

(5) Peak-to-peak jitter includes jitter due to pulse skew $(t_{\mathsf{SK}(p)}).$

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

(2) HP4194A impedance analyzer (or equivalent)

(3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

 $\binom{4}{10}$ V_{ID} = 200 mV_{pp} ('080), V_{ID} = 400 mV_{pp} ('082), V_{CM} = 1 V, t_r = t_f = 0.5 ns (10% to 90%), measured over 30 k samples.

 (5) V_{ID} = 200 mV_{pp} ('080), V_{ID} = 400 mV_{pp} ('082), V_{cm} = 1 V, t_r = t_f = 0.5 ns (10% to 90%), measured over 100 k samples.

(6) Peak-to-peak jitter includes jitter due to pulse skew $(t_{\rm SK(p)})$.

PARAMETER MEASUREMENT INFORMATION

NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit

NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse frequency = 1 MHz, duty cycle = $50 \pm 5\%$.

B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.

C. R1 and R2 are metal film, surface mount, ±1%, and located within 2 cm of the D.U.T.

D. The measurement of V_{OS(PP)} is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

Figure 4. Driver Short-Circuit Test Circuit

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
	- B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
	- C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
	- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1 ns, frequency = 1 MHz, duty cycle = 50 ± 5%.
	- B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
	- C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
	- D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions

NOTES:A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.

B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software

C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.

D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2¹⁵−1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms

Figure 9. Receiver Voltage and Current Definitions

NOTE: H= high level, L = low level, output state assumes receiver is enabled ($\overline{\text{RE}}$ = L)

Table 2. Type-2 Receiver Input Threshold Test Voltages

NOTE: H= high level, L = low level, output state assumes receiver is enabled ($\overline{\text{RE}}$ = L)

NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = 50 ± 5%. CL is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T. B. The measurement is made on test equipment with a −3 dB bandwidth of at least 1 GHz.

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
	- B. R_L is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
	- C. C_L is the instrumentation and fixture capacitance within 2 cm of the DUT and $\pm 20\%$. The measurement is made on test equipment with a −3 dB bandwidth of at least 1 GHz.

Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

- NOTES:A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.
	- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
	- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.
	- D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 215−1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms

Terminal Functions

PIN ASSIGNMENTS

DEVICE FUNCTION TABLE

DRIVERS

H = high level, L = low level, Z = high impedance, $X = Don't care$, ? = indeterminate

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

VEREXAS INSTRUMENTS www.ti.com

SN65MLVD080 SN65MLVD082

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

Figure 15

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

vs

2.5

VCC = 3.3 V,

Figure 19

DRIVER PROPAGATION DELAY vs FREE-AIR TEMPERATURE

 2 -50 **2.4 2.8 3.2 3.6 −50 −30 −10 10 30 50 70 90 TA − Free-Air Temperature −** °**C tPLH tPHL** $f = 1$ MHz

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

vs

tr

tf

−50 −30 −10 10 30 50 70 90

TA − Free-Air Temperature − °**C**

0.5

0.9

1.3

1.7

− Rising/Falling Transition Time − ns t_r/t_f **- Rising/Falling Transition Time - ns**

2.1

ADDED RECEIVER TYPE-1 PERIOD JITTER vs

Figure 24

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

ADDED RECEIVER TYPE-2 CYCLE-TO-CYCLE JITTER vs

Figure 27

Figure 28

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

Figure 30

Figure 31

Added Receiver Type-1 Peak-To-Peak Jitter − ps

Figure 32

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

Figure 33

Figure 35

RECEIVER OUTPUT EYE PATTERN 200 Mbps, 2¹⁵−1 PRBS, V_{CC} = 3.3 V, $|V_{ID}|$ = 200 mV, V_{IC} = 1 V

Horizontal Scale = 1 ns/div

Figure 36

APPLICATION INFORMATION

SOURCE SYNCHRONOUS SYSTEM CLOCK (SSSC)

There are two approaches to transmit data in a synchronous system: centralized synchronous system clock (CSSC) and source synchronous system clock (SSSC). CSSC systems synchronize data transmission between different modules using a clock signal from a centralized source. The key requirement for a CSSC system is for data transmission and reception to complete during a single clock cycle. The maximum operating frequency is the inverse of the shortest clock cycle for which valid data transmission and reception can be ensured. SSSC systems achieve higher operating frequencies by sending clock and data signals together to eliminate the flight time on the transmission media, backplane, or cables. In SSSC systems, the maximum operating frequency is limited by the cumulated skews that can exist between clock and data. The absolute flight time of data on the backplane does not provide a limitation on the operating frequency as it does with CSSC.

The SN65MLVD082 can be designed for interfacing the data and clock to support source synchronous system clock (SSSC) operation. It is specified for transmitting data up to 250 Mbps and clock frequencies up to 125 MHz. The figure below shows an example of a SSSC architecture supported by M-LVDS transceivers. The SN65MLVD206, a single channel transceiver, transmits the main system clock between modules. A retiming unit is then applied to the main system clock to generate a local clock for subsystem synchronization processing. System operating data (or control) and subsystem clock signals are generated from the data processing unit, such as a microprocessor, FPGA, or ASIC, on module 1, and sent to slave modules through the SN65MLVD082. Such design configurations are common while transmitting parallel control data over the backplane with a higher SSSC subsystem clock frequency. The subsystem clock frequency is aligned with the operating frequencies of the data processing unit to synchronize data transmission between different units.

Figure 37. Using Differential M-LVDS to Perform Source Synchronous System Clock Distribution

SLLS581A − SEPTEMBER 2003 − REVISED SEPTEMBER 2003

The maximum SSSC frequencies in a transparent mode can be calculated with the following equation:

fmax(clk) < 1/[tsk(o)Source + tsk(p−p)DRVR + tsk(flight)BP + tsk(p−p)RCVR

Setup time and hold time on the receiver side are decided by the data processing unit, FPGA, or ASIC in this example. By considering data passes through the transceiver only, the general calculation result is 238 MHz when using the following data:

The 238-MHz maximum operating speed calculated above was determined based on data and clock skews only. Another important consideration when calculating the maximum operating speed is output transition time. Transition-time-limited operating speed can be calculated from the following formula:

$$
f\,=\,45\%\,\times\frac{1}{2\times\,t_{transition}}
$$

Using the typical transition time of the SN65MLVD082 of 1.4 ns, a transition-time-limited operating frequency of 170 MHz can be supported.

In addition to the high operating frequencies of SSSC that can be ensured, the SN65MLVD082 presents other benefits as other M-LVDS bus transceivers can provide:

- \bullet Robust system operation due to common mode noise cancellation using a low voltage differential receiver
- \bullet Low EMI radiation noise due to differential signaling improves signal integrity through the backplane
- \bullet A singly terminated transmission line is easy to design and implement
- \bullet Low power consumption in both active and idle modes minimizes thermal concerns on each module

In dense backplane design, these benefits are important for improving the performance of the whole system.

A similar result can be achieved with the SN65MLVD080.

MECHANICAL DATA

MTSS003D – JANUARY 1995 – REVISED JANUARY 1998

DGG (R-PDSO-G) PLASTIC SMALL-OUTLINE PACKAGE**

48 PINS SHOWN

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265