
SCES197J - APRIL 1999 - REVISED FEBRUARY 2003

- Available in the Texas Instruments
 NanoStar[™] and NanoFree[™] Packages
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Max t_{nd} of 3.7 ns at 3.3 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Unbuffered Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE (TOP VIEW)



YEA, YEP, YZA, OR YZP PACKAGE (BOTTOM VIEW)

2A	03	40	2Y
GND	02	50	V_{CC}
1A	01	60	1Y
,			,

description/ordering information

This dual inverter is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC2GU04 contains two inverters with unbuffered outputs and performs the Boolean function $Y = \overline{A}$.


NanoStar[™] and NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

ORDERING INFORMATION

TA	PACKAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡	
	NanoStar™ – WCSP (DSBGA) 0.17-mm Small Bump – YEA		SN74LVC2GU04YEAR	
好時	NanoFree™ – WCSP (DSBGA) 0.17-mm Small Bump – YZA (Pb-free)	Reel of 3000	SN74LVC2GU04YZAR	CD
100	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP		SN74LVC2GU04YEPR	CD_
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74LVC2GU04YZPR	ZSC.COM
	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC2GU04DBVR	CU4
	SOT (SOT-23) - DBV	Reel of 250	SN74LVC2GU04DBVT	C04_
	SOT (SC 70) DCK	D 1 (0000	SN74LVC2GU04DCKR	CD
	SOT (SC-70) – DCK	Reel of 3000	SN74LVC2GU04DCKT	CD_

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DBV package	165°C/W
DCK package	259°C/W
YEA/YZA package	143°C/W
YEP/YZP package	123°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		1.65	5.5	V
٧ıH	High-level input voltage	$I_{O} = -100 \mu A$	0.75 × V _{CC}		V
٧ _{IL}	Low-level input voltage	ΙΟ = 100 μΑ		0.25 × V _{CC}	V
٧ _I	Input voltage		0	5.5	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 \text{ V}$		-8	
ЮН	High-level output current	V _{CC} = 3 V		-16	mA
				-24	
		V _{CC} = 4.5 V		-32	
		$V_{CC} = 1.65 \text{ V}$		4	
		$V_{CC} = 2.3 \text{ V}$		8	
loL	Low-level output current	Vac - 2 V		16	mA
		VCC = 3 V		24	
		$V_{CC} = 4.5 \text{ V}$		32	
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	v _{cc}	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu A$	1.65 V to 5.5 V	V _{CC} -0.1				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
VOH	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			v	
	V _{IL} = 0 V	I _{OH} = -16 mA	3 V	2.4			V	
		I _{OH} = -24 mA	3 V	2.3				
		$I_{OH} = -32 \text{ mA}$	4.5 V	3.8				
		I _{OL} = 100 μA	1.65 V to 5.5 V			0.1		
	West Man	$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
Va		$I_{OL} = 8 \text{ mA}$	2.3 V			0.3	V	
VOL	VIH= VCC	I _{OL} = 16 mA	3 V			0.4	V	
		I _{OL} = 24 mA	3 V			0.55		
		$I_{OL} = 32 \text{ mA}$	4.5 V			0.55		
I _I A inputs	V _I = 5.5 V or GND		0 to 5.5 V			±5	μΑ	
Icc	$V_I = 5.5 \text{ V or GND},$	IO = 0	1.65 V to 5.5 V			10	μΑ	
C _i	$V_I = V_{CC}$ or GND		3.3 V		7		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	AMETER FROM TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT		
		(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	1.2	5.5	1	4	1.1	3.7	1	3	ns




SN74LVC2GU04 DUAL INVERTER GATE

SCES197J – APRIL 1999 – REVISED FEBRUARY 2003

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V V _{CC} = 2.5 V		$V_{CC} = 3.3 V$	V _{CC} = 5 V	UNIT		
	FARAIVII	LIEK	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT	
I	C _{pd} Power dissipation	on capacitance	f = 10 MHz	7	7	8	23	pF	

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

V	INF	PUTS	VM VI CAD		•		V
vcc	٧ _I	t _r /t _f	VM	VLOAD	CL	R_L	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	VCC	≤2.5 ns	V _{CC} /2	2×VCC	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1, 2, 3 may be wider than leads 4, 5, 6 for package orientation.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203

YEA (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar package configuration.
- D. Package complies to JEDEC MO-211 variation EA.
- E. This package is tin-lead (SnPb). Refer to the 6 YZA package (drawing 4204151) for lead-free.



YZA (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - D. Package complies to JEDEC MO-211 variation EA.
 - E. This package is lead-free. Refer to the 6 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
- NOTES: D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YEP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - D. This package is tin-lead (SnPb). Refer to the 6 YZP package (drawing 420741) for lead-free.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265