
SCES141N - JULY 1998 - REVISED JULY 2004

- Member of the Texas Instruments
  Widebus™ Family
- DOC™ (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation
  Delay at 2.5-V and 3.3-V V<sub>CC</sub>
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description/ordering information

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

#### ORDERING INFORMATION

TA	PACKAGE	9	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	TSSOP - DGG	Tape and reel	SN74AVC16244DGGR	AVC16244	
4000 1- 0500	TVSOP - DGV	Tape and reel	SN74AVC16244DGVR	CVA244	
-40°C to 85°C	VFBGA – GQL	Tana and saal	SN74AVC16244GQLR	0)/4044	
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74AVC16244ZQLR	CVA244	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





#### SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES141N - JULY 1998 - REVISED JULY 2004

#### description/ordering information (continued)

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### terminal assignments

DGG		G۷			KAGE
	(TO	P VI	EW)	)	
1 <del>OE</del>	1	U	48	Ь	2 <mark>OE</mark>
1Y1	2		47	b	1A1
1Y2	3		46	b	1A2
GND	4		45	6	GND
1Y3	5		44	þ	1A3
1Y4	6		43	þ	1A4
$V_{CC}$	7		42	þ	$V_{CC}$
2Y1	8		41	þ	2A1
2Y2	9		40	þ	2A2
GND	10		39	þ	GND
2Y3	11		38	þ	2A3
2Y4	12		37	þ	2A4
3Y1	13		36	þ	3A1
3Y2	14		35	þ	3A2
GND	15		34	þ	GND
3Y3	16		33	þ	3A3
3Y4	17		32	þ	3A4
$V_{CC}$	18		31	þ	$V_{CC}$
4Y1	19		30	þ	4A1
4Y2	20		29	þ	4A2
GND	21		28	þ	GND
4Y3	22		27	þ	4A3
4Y4	23		26		4A4
4OE	24		25	P	3OE



## SN74AVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES141N - JULY 1998 - REVISED JULY 2004

#### **GQL OR ZQL PACKAGE** (TOP VIEW)

	_	1	2	3	4	5	6	
Α	/	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	`
В		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
С		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
D		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
Е		$\bigcirc$	$\bigcirc$			$\bigcirc$	$\bigcirc$	
F		$\bigcirc$	$\bigcirc$			$\bigcirc$	$\bigcirc$	
G		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
н		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
J		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
K		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	

## terminal assignments

	1	2	3	4	5	6
Α	1OE	NC	NC	NC	NC	2 <mark>OE</mark>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	Vcc	VCC	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Е	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	Vcc	VCC	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4OE	NC	NC	NC	NC	3 <mark>OE</mark>


NC - No internal connection

#### **FUNCTION TABLE** (each 4-bit buffer)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	L	L
L	Н	Н
Н	Χ	Z



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 4.6 V
(see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub>	
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74AVC16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES141N - JULY 1998 - REVISED JULY 2004

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
\/	Complexed to an	Operating	1.4	3.6	V
VCC	Supply voltage	Data retention only	1.2		V
		V <sub>CC</sub> = 1.2 V	VCC		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		
		V <sub>CC</sub> = 3 V to 3.6 V	2		
		V <sub>CC</sub> = 1.2 V		GND	
		V <sub>CC</sub> = 1.4 V to 1.6 V		0.35 × V <sub>CC</sub>	
V <sub>IL</sub>	territoria de la companya de la comp	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	
		V <sub>CC</sub> = 3 V to 3.6 V		0.8	
٧ <sub>I</sub>	Input voltage		0	3.6	V
		Active state	0	Vcc	.,
VO	Output voltage	3-state	0	3.6	V
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2	
	0	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	1.
lohs	Static high-level output current <sup>†</sup>	V <sub>CC</sub> = 2.3 V to 2.7 V		-8	mA
		V <sub>CC</sub> = 3 V to 3.6 V		-12	
		V <sub>CC</sub> = 1.4 V to 1.6 V		2	
		V <sub>CC</sub> = 1.65 V to 1.95 V		4	1.
lols	Static low-level output current <sup>†</sup>	V <sub>CC</sub> = 2.3 V to 2.7 V		8	mA
		V <sub>CC</sub> = 3 V to 3.6 V		12	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V
TA	Operating free-air temperature	•	-40	85	°C

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V VCC. See Figure 1 for VOL vs IOL and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## SN74AVC16244 **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCES141N - JULY 1998 - REVISED JULY 2004

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	VCC	MIN -	TYP <sup>†</sup>	MAX	UNIT
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> - 0.2	)		
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05			
Vон		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V
		$I_{OHS} = -8 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V <sub>IH</sub> = 2 V	3 V	2.3			
		$I_{OLS} = 100 \mu\text{A}$		1.4 V to 3.6 V			0.2	
		$I_{OLS} = 2 \text{ mA},$	$V_{IL} = 0.49 V$	1.4 V			0.4	
VOL		$I_{OLS} = 4 \text{ mA},$	V <sub>IL</sub> = 0.57 V	1.65 V			0.45	V
		$I_{OLS} = 8 \text{ mA},$	V <sub>IL</sub> = 0.7 V	2.3 V			0.55	
		$I_{OLS} = 12 \text{ mA},$	V <sub>IL</sub> = 0.8 V	3 V			0.7	
IĮ		$V_I = V_{CC}$ or GND		3.6 V			±2.5	μΑ
l <sub>off</sub>		$V_I$ or $V_O = 3.6 V$		0			±10	μΑ
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			40	μΑ
	On atrack in a sta	V V OND		2.5 V		3.5		
	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		<b></b>
Ci	Data innute	V V an CND	_	2.5 V		6		pF
	Data inputs	$V_I = V_{CC}$ or GND		3.3 V		6		
	Outrouto	Va Va a ar CND	_	2.5 V		6.5		~F
Со	Outputs	$V_O = V_{CC}$ or GND		3.3 V		6.5		pF

<sup>&</sup>lt;sup>†</sup> Typical values are measured at  $T_A = 25$ °C.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> =		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Υ	3.1	0.6	3.3	0.7	2.9	0.6	1.9	0.5	1.7	ns
t <sub>en</sub>	ŌĒ	Υ	7.6	1.4	8	1.3	6.8	0.9	4	0.7	3.5	ns
<sup>t</sup> dis	ŌĒ	Y	7.2	1.7	7.3	1.6	6.2	1	4.3	1	3.5	ns

#### operating characteristics, T<sub>A</sub> = 25°C

		PARAMETER		TEST CONDITIONS		V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V	UNIT
Γ	` .	Power dissipation	Outputs enabled	C 0	f = 10 MHz	23	27	33	pF
L	Ppd	capacitance	Outputs disabled	$C_L = 0$ ,	I = IU WIHZ	0.1	0.1	0.1	þΓ




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	$2 \times V_{CC}$
tPHZ/tPZH	GND

VCC	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.2 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2</b> kΩ	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 Ω	0.15 V
3.3 V $\pm$ 0.3 V	30 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



# GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



#### DGG (R-PDSO-G\*\*)

#### ......

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265