


- **9 Channels for the Data and Control Paths of the Small Computer Systems Interface (SCSI)**
- **Supports Single-Ended and Low-Voltage Differential (LVD) SCSI**
- **CMOS Input Levels ('LVDM976) or TTL Input Levels ('LVDM977) Available**
- **Includes DIFFSENS Comparators on CDE0**
- **Single-Ended Receivers Include Noise Pulse Rejection Circuitry**
- **Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch**
- **Low Disabled Supply Current 7 mA Maximum**
- **Power-Up/Down Glitch Protection**
- **Bus is High-Impedance With $V_{CC} = 1.5 V$**
- **Pin-Compatible With the SN75976ADGG High-Voltage Differential Transceiver**

description

The SN75LVDM976 and SN75LVDM977 have nine transceivers for transmitting or receiving the signals to or from a SCSI data bus. They offer electrical compatibility to both the single-ended signaling of X3.277:1996–SCSI–3 Parallel Interface (Fast–20) and the new low-voltage differential signaling method of proposed standard 1142–D SCSI Parallel Interface – 2 (SPI–2).

The differential drivers are nonsymmetrical. The SCSI bus uses a dc bias on the line to allow terminated fail safe and wired-OR signaling. This bias can be as high as 125 mV and induces a difference in the high-to-low and low-to-high transition times of a symmetrical driver. In order to reduce pulse skew, an LVD SCSI driver's output characteristics become nonsymmetrical. In other words, there is more assertion current than negation current to or from the driver. This allows the actual differential signal voltage on the bus to be symmetrical about 0 V. Even though the driver output characteristics are nonsymmetrical, the design of the 'LVDM976 drivers maintains balanced signaling. Balanced means that the current that flows in each signal line is nearly equal but opposite in direction and is one of the keys to the low-noise performance of a differential bus.

**DGG PACKAGE
(TOP VIEW)**



AVAILABLE OPTIONS

T _A	PACKAGE	
	TSSOP (DGG) CMOS INPUT LEVELS	TSSOP (DGG) TTL INPUTS LEVELS
0°C to 70°C	SN75LVDM976DGG SN75LVDM976DGGRT†	SN75LVDM977DGG SN75LVDM977DGGRT†

† The R suffix designates a taped and reeled package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN75LVDM976, SN75LVDM977

9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

description (continued)

The signal symmetry requirements of the LVD-SCSI bus mean you can no longer obtain logical inversion of a signal by simply reversing the differential signal connections. This requires the ability to invert the logic convention through the INV/ $\overline{\text{NON}}$ terminal. This input would be a low for SCSI controllers with active-high data and high for active-low data. In either case, the B+ signals of the transceiver must be connected to the SIGNAL+ line of the SCSI bus and the B– of the transceiver to the SIGNAL– line.

The CDE0 input incorporates a window comparator to detect the status of the DIFFSENS line of a SCSI bus. This line is below 0.5 V, if using single-ended signals, between 1.7 V and 1.9 V if low-voltage differential, and between 2.4 V and 5.5 V if high-voltage differential. The outputs assume the characteristics of single-ended or LVD accordingly or place the outputs into high-impedance, when HVD is detected. This, and the INV/ $\overline{\text{NON}}$ input, are the only differences to the trade-standard function of the SN75976A HVD transceiver.


Two options are offered to minimize the signal noise margins on the interface between the communications controller and the transceiver. The SN75LVDM976 has logic input voltage thresholds of about 0.5 V_{CC} . The SN75LVDM977 has a fixed logic input voltage threshold of about 1.5 V. The input voltage threshold should be selected to be near the middle of the output voltage swing of the corresponding driver circuit.

The SN75LVDM976 and SN75LVDM977 are characterized for operation over an free-air temperature range of $T_A = 0^\circ\text{C}$ to 70°C .

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

logic diagram (positive logic)



SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

logic diagrams and function tables




Figure 1. Inverting LVD Transceiver

FUNCTION TABLE

Inputs			Outputs		
(B+ – B-)	DE/RE	A	B+	B-	A
$V_{ID} \geq 30 \text{ mV}$	L	NA	Z	Z	L
$-30 \text{ mV} < V_{ID} < 30 \text{ mV}$	L	NA	Z	Z	?
$V_{ID} \leq -30 \text{ mV}$	L	NA	Z	Z	H
Open circuit	L	NA	Z	Z	?
NA	H	L	H	L	Z
NA	H	H	L	H	Z




Figure 2. Inverting Single-Ended Transceiver

FUNCTION TABLE

Inputs			Outputs		
B-	DE/RE	A	B+	B-	A
H	L	NA	L	Z	L
L	L	NA	L	Z	H
Open circuit	L	NA	L	Z	?
NA	H	L	L	H	Z
NA	H	H	L	L	Z




Figure 3. Inverting Single-Ended Driver

FUNCTION TABLE

Input	Outputs	
	B+	B-
A	L	H
L	L	H
H	L	L




Figure 4. Inverting LVD Driver

FUNCTION TABLE

Input	Outputs	
	B+	B-
A	H	L
L	H	L
H	L	H

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

logic diagrams and function tables (continued)




Figure 5. Noninverting LVD Driver

FUNCTION TABLE

Input	Outputs	
	B+	B-
A	B+	B-
L	L	H
H	H	L




Figure 6. Noninverting LVD Transceiver

FUNCTION TABLE

Inputs			Outputs		
(B+ - B-)	DE/RE-bar	A	B+	B-	A
$V_{ID} \geq 30 \text{ mV}$	L	NA	Z	Z	H
$-30 \text{ mV} < V_{ID} < 30 \text{ mV}$	L	NA	Z	Z	?
$V_{ID} \leq -30 \text{ mV}$	L	NA	Z	Z	L
Open circuit	L	NA	Z	Z	?
NA	H	L	L	H	Z
NA	H	H	H	L	Z




Figure 7. Noninverting Single-Ended Transceiver

FUNCTION TABLE

Inputs			Outputs		
B-	DE/RE-bar	A	B+	B-	A
H	L	NA	L	Z	H
L	L	NA	L	Z	L
Open Circuit	L	NA	L	Z	?
NA	H	L	L	L	Z
NA	H	H	L	H	Z




Figure 8. Noninverting Single-Ended Driver

FUNCTION TABLE

Input	Outputs	
	B+	B-
A	B+	B-
L	L	L
H	L	H

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000




Figure 9. Logic Diagrams

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000




Figure 10. Logic Diagrams

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000




Figure 11. Logic Diagrams

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000




Figure 12. Logic Diagrams

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000





Figure 13. Logic Diagrams

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000



Control Inputs


$\overline{\text{CDE0}}$	$V_I > 2.5 \text{ V}$
INV/NON	X
CDE1	X
CDE2	X

Figure 14. Logic Diagrams

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

input and output equivalent schematic diagrams



SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

Terminal Functions

TERMINAL NAME	TERMINAL NO.	'LVDM976 Logic Level	'LVDM977 Logic Level	I/O	Termination	DESCRIPTION
1A – 9A	4,6,8,10, 19,21,23, 25,27	CMOS	TTL	I/O	Pullup	1A – 9A carry data to and from the communication controller.
1B ⁻ – 9B ⁻	29,31,33, 35,37,46, 48,50,52	LVD or TTL	LVD or TTL	I/O	None	1B ⁻ to 9B ⁻ are the signals to and from the data bus. When $\overline{\text{INV/NON}}$ is low, the logic sense is the opposite that of the A input (inverted). When $\overline{\text{INV/NON}}$ is high, the logic sense is the same as the A input (noninverted).
1B ⁺ – 9B ⁺	30,32,34, 36,38,47, 49,51,53	LVD or GND	LVD or GND	I/O	None	When in the LVD mode, 1B ⁺ – 9B ⁺ are signals to or from the data bus and follow the same logic sense as the A input when $\overline{\text{INV/NON}}$ is low (noninverted). The logic sense is opposite that of the A input (inverted) when $\overline{\text{INV/NON}}$ is high. When in single-ended mode, these terminals become a ground connection through a transistor and do not switch.
CDE0	54	Trinary	Trinary	Input	None	CDE0 is the common driver enable 0. With the driver enabled and the CDE0 input less than 0.5 V, the driver output is single-ended mode. With the driver enabled and the CDE0 input between 0.7 V and 1.9 V the driver output is LVD mode. All drivers are disabled when the input is greater than 2.4 V.
CDE1	55	CMOS	TTL	Input	Pulldown	CDE1 is the common driver enable 1. When CDE1 is high, drivers 1 – 4 are enabled
CDE2	56	CMOS	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high, drivers 5 to 8 are enabled.
1DE/ $\overline{\text{RE}}$ – 9DE/ $\overline{\text{RE}}$	5,7,9,11, 20,22,24, 26,28	CMOS	TTL	Input	Pulldown	1DE/ $\overline{\text{RE}}$ – 9DE/ $\overline{\text{RE}}$ are direction controls that transmit data to the bus when it is high and CDE0 is below 2.2 V. Data is received from the bus when 1DE/ $\overline{\text{RE}}$ – 9DE/ $\overline{\text{RE}}$, CDE1, and CDE2 are low.
GND	2,3,13,14, 15,16,17, 40,41,42, 43,44	NA	NA	Power	NA	GND is the circuit ground.
$\overline{\text{INV/NON}}$	1	CMOS	CMOS	Input	Pullup	A high-level input to $\overline{\text{INV/NON}}$ inverts the logic to and from the A terminals. (i.e., the voltage at A terminal and the corresponding B ⁻ terminal are in phase.)
V _{CC}	12,18,39, 45	NA	NA	Power	NA	Supply voltage

SN75LVDM976, SN75LVDM977

9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{CC} (see Note 1)	–0.5 V to 7 V
Input voltage range, V_I (A, INV/NON)	–0.5 V to $V_{CC} + 0.5$ V
(DE/ \overline{RE} , B+, B–, CDE0, CDE1, CDE2)	–0.5 V to 5.25 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T_{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND unless otherwise noted.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
DGG	978 mW	10.8 mW/°C	492 mW

recommended operating conditions (see Figure 15)

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.75	5	5.25	V
High-level input voltage, V_{IH}	SN75LVDM976	0.7 V_{CC}			V
	SN75LVDM977	2			
Low-level input voltage, V_{IL}	SN75LVDM976	0.3 V_{CC}			V
	SN75LVDM977	0.8			
Differential input voltage, $ V_{ID} $	Differential receiver	0.03		3.6	V
Common-mode input voltage, V_{IC}		0.7		1.8	V
Differential output voltage bias, $V_{OD}(\text{bias})$	Differential	–100		–125	mV
High-level output current, I_{OH}	Single-ended driver			–7	mA
	Receiver			–2	
Low-level output current, I_{OL}	Single-ended driver			48	mA
	Receiver			2	
Differential load impedance, Z_L		40		65	Ω
Operating free-air temperature, T_A		0		70	°C

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
I _{IH}	High-level input current	CDE1 and CDE2			50	μA
		INV/ $\overline{\text{NON}}$			-50	
I _{IL}	Low-level input current	CDE1 and CDE2			50	μA
		INV/ $\overline{\text{NON}}$			-50	
I _{CC}	Supply current	Disabled			7	mA
		LVD drivers enabled, No load			26	
		Single-ended drivers enabled, No load			10	
		LVD receivers enabled, No load			26	
		Singled-ended receivers enabled, No load			7	
C _I	Input capacitance	Bus terminal	V _I = 0.2 sin (2 π (1E06)t) + 0.5 ± 0.01 V		9.5	pF
ΔC _I	Difference in input capacitance between B+ and B-			0.2		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

DIFFSENS (CDE0) receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IT1}	Input threshold voltage		0.5	0.6	0.7	V
V _{IT2}	Input threshold voltage		1.9	2.1	2.4	
I _I	Input current	0 V ≤ V _I ≤ 2.7 V			±1	μA
I _{I(OFF)}	Power-off input current	V _{CC} = 0, 0 V ≤ V _I ≤ 2.7 V			±1	μA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

SN75LVDM976, SN75LVDM977

9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

LVD driver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{OD(H)}	Driver differential high-level output voltage	V _{I(1)} = 0.96 V, V _{I(2)} = 0.53 V, See Figure 16	270	460	780	mV
			0.69 V _{OD(L)} + 50		1.45 V _{OD(L)} - 65	
		V _{I(1)} = 1.96 V, V _{I(2)} = 1.53 V, See Figure 16	270	500	780	
			0.69 V _{OD(L)} + 50		1.45 V _{OD(L)} - 65	
V _{OD(L)}	Driver differential low-level output voltage	V _{I(1)} = 0.96 V, V _{I(2)} = 0.53 V, See Figure 16	-260	-400	-640	mV
			V _{I(1)} = 1.96 V, V _{I(2)} = 1.53 V, See Figure 16	-260	-400	
V _{OC(SS)}	Steady-state common-mode output voltage	V _{I(1)} = 1.41 V, V _{I(2)} = 0.99 V, See Figure 17	1.1	1.2	1.5	V
ΔV _{OC(SS)}	Change in steady-state common-mode output voltage between logic states			±50	±120	mV
V _{OC(PP)}	Peak-to-peak common-mode output voltage			80	150	mV
I _{IH}	High-level input current	V _{IH} = 3.3 V ('976) V _{IH} = 2 V ('977)	-7			μA
					50	
I _{IL}	Low-level input current	V _{IL} = 1.6 V ('976) V _{IL} = 0.8 V ('977)			-30	μA
			8			
I _{O(OFF)}	Power-off output current	V _{CC} = 0, 0 V ≤ V _O ≤ 2.5 V			±1	μA
I _{OS}	Short-circuit output current	0 V ≤ V _O ≤ 2.5 V			±24	mA
I _{OZ}	High-impedance output current	V _O = 0 or 2.5 V			±1	μA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

LVD driver switching characteristics over recommended operating conditions (unless otherwise noted) (See Figure 16)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	V _{CC} = 5 V, V _{I2} = 0.99 V, V _{I1} = 1.41 V, T _A = 25°C	2.9		8.8	ns
t _{PHL}	Propagation delay time, high-to-low level output		2.9		8.8	ns
t _r	Differential output signal rise time		1	3	6	ns
t _f	Differential output signal fall time		1	3	6	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})				3.7	ns
t _{sk(lim)}	Skew limit‡				5.9	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output	V _{I1} = 1.41 V, V _{I2} = 0.99 V, See Figure 18			50	ns
t _{en}	Enable time, receiver to driver				33	ns

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

single-ended driver electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	B– output	I _{OH} = –7 mA, See Figure 19	2		3.24	V
			I _{OH} = 0 mA			3.7	V
V _{OL}	Low-level output voltage	B– output	V _{CC} = 5 V, I _{OL} = 48 mA			0.5	V
		B+	I _{OL} = –25 mA			–0.5	V
			I _{OL} = 25 mA			0.5	V
I _{IH}	High-level input current	A	V _{IH} = 3.3 V ('976),	–7			μA
		DE/ $\overline{\text{RE}}$	V _{IH} = 2 V ('977)				
I _{IL}	Low-level input current	A	V _{IL} = 1.6 V ('976),	8			μA
		DE/ $\overline{\text{RE}}$	V _{IL} = 0.8 V ('977)				
I _{O(OFF)}	Power-off output current	B–	V _{CC} = 0, 0 V ≤ V _O ≤ 5.25 V			±1	μA
I _{OZ}	High-impedance output current		V _O = 0 or V _{CC}			±1	μA

single-ended driver switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	V _{CC} = 5 V, T _A = 25°C, See Figure 19	2.7		8.2	ns
t _{PHL}	Propagation delay time, high-to-low level output		2.7		8.2	ns
t _r	Differential output signal rise time		0.5		4	ns
t _f	Differential output signal fall time		0.5		4	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})				3.4	ns
t _{sk(lim)}	Skew limit‡			5.5	ns	
t _{en}	Enable time, receiver to driver	See Figure 20			50	ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output				30	ns

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.

LVD receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold	See Figure 21			30	mV
V _{IT–}	Negative-going differential input voltage threshold				–30	mV
V _{OH}	High-level output voltage	I _{OH} = –2 mA	3.7			V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA			0.5	V
I _I	Input current, B+ or B–	V _I = 0 V to 2.5 V			±1	μA
I _{I(OFF)}	Power-off Input current, B+ or B–	V _{CC} = 0, V _I = 0 V to 2.5 V			±1	μA
I _{IH}	High-level input current, DE/ $\overline{\text{RE}}$	V _{IH} = 3.3 V ('976), V _{IH} = 2 V ('977)			50	μA
I _{IL}	Low-level input current, DE/ $\overline{\text{RE}}$	V _{IL} = 1.6 V ('976), V _{IL} = 0.8 V ('977)	8			μA
I _{OZ}	High-impedance output current	V _O = 0 or V _{CC}			±30	μA

SN75LVDM976, SN75LVDM977

9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

LVD receiver switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	V _{CC} = 5 V, T _A = 25°C, See Figure 21	4.5		10	ns
t _{PHL}	Propagation delay time, high-to-low level output		4.5		10	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})				3	ns
t _r	Output signal rise time				8	ns
t _f	Output signal fall time				8	ns
t _{sk(lim)}	Skew limit‡				5.5	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output	See Figure 18			42	ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output				20	ns
t _{en}	Enable time, driver to receiver				26	ns

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.

single-ended receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input voltage threshold	B–		1.6	1.9	V
V _{IT–}	Negative-going input voltage threshold	B–	1	1.1		V
V _{OH}	High-level output voltage	I _{OH} = –2 mA	3.7	4.6		V
V _{OL}	Low-level output voltage	I _{OL} = 2 mA		0.3	0.5	V
I _I	Input current	B– V _I = 0 to V _{CC}			±1	µA
I _{I(OFF)}	Power-off Input current	B– V _{CC} = 0 V, V _I = 0 to 5.25 V			±1	µA
I _{IH}	High-level input current	DE/ \overline{RE} V _{IH} = 3.3 V ('976), V _{IH} = 2 V ('977)			50	µA
I _{IL}	Low-level input current	DE/ \overline{RE} V _{IL} = 1.6 V ('976), V _{IL} = 0.8 V ('977)	8			µA
I _{OZ}	High-impedance output current	V _O = 0 or V _{CC}			–30	µA

single-ended receiver switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	V _{CC} = 5 V, T _A = 25°C, See Figure 22	7		12.5	ns
t _{PHL}	Propagation delay time, high-to-low level output		7		12.5	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})				3.5	ns
t _r	Output signal rise time				8	ns
t _f	Output signal fall time				8	ns
t _{sk(lim)}	Skew limit†				5.5	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output	See Figure 20			20	ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output				30	ns
t _{en}	Enable time, driver to receiver				48	ns

† t_{sk(lim)} is the maximum delay time difference between any two drivers on any two devices operating at the same supply voltage and the same ambient temperature.

PARAMETER MEASUREMENT INFORMATION





Figure 15. Voltage and Current Definitions




- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns \pm 5 ns, $Z_O = 50 \Omega$.
B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 16. Differential Output Signal Test Circuit, Timing, and Voltage Definitions

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION





- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = $50 \text{ ns} \pm 5 \text{ ns}$, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.
- C. The measurement of $V_{OC(PP)}$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 17. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS


- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or t_f ≤ 1 ns, pulse repetition rate (PRR) = 1 Mpps, pulsewidth = 500 ns ± 50 ns, Z₀ = 50 Ω.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 18. LVD Transceiver Enable and Disable Time Test Circuit and Definitions

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1 \text{ ns}$, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = $50 \text{ ns} \pm 5 \text{ ns}$, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 19. Single-Ended Driver Switching Test Circuit


SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS


- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 1 Mpps, pulsewidth = 500 ns \pm 50 ns, $Z_0 = 50 \Omega$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 20. Single-Ended Transceiver Enable and Disable Timing Measurements

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Note: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = 50 ns \pm 5 ns, $Z_0 = 50 \Omega$.
 B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 21. LVD Receiver Switching Characteristic Test Circuit

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1 \text{ ns}$, pulse repetition rate (PRR) = 10 Mpps, pulsewidth = $50 \text{ ns} \pm 5 \text{ ns}$.
- B. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 22. Single-Ended Receiver Timing Test Circuit

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS

SLLS292B – APRIL 1998 – REVISED JANUARY 2000

APPLICATION INFORMATION




Figure 23. Low-Pass Filter for Connecting DIFFSENS to CDE0

SN75LVDM976, SN75LVDM977 9-CHANNEL DUAL-MODE TRANSCEIVERS


SLLS292B – APRIL 1998 – REVISED JANUARY 2000

MECHANICAL INFORMATION

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.