SLLS261K - JULY 1997 - REVISED MARCH 2004

- Meet or Exceed the Requirements of ANSI TIA/EIA-644 Standard
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and 100-Ω Load
- Typical Output Voltage Rise and Fall Times of 500 ps (400 Mbps)
- Typical Propagation Delay Times of 1.7 ns
- Operate From a Single 3.3-V Supply
- Power Dissipation 25 mW Typical Per Driver at 200 MHz
- Driver at High Impedance When Disabled or With V_{CC} = 0
- Bus-Terminal ESD Protection Exceeds 8 kV
- Low-Voltage TTL (LVTTL) Logic Input Levels
- Pin Compatible With AM26LS31, MC3487, and μA9638


description


The SN55LVDS31, SN65LVDS31, SN65LVDS31, SN65LVDS3487, and SN65LVDS9638 are differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as TIA/EIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the four current-mode drivers delivers a minimum differential output voltage magnitude of 247 mV into a $100-\Omega$ load when enabled.

The intended application of these devices and signaling technique is both point-to-point and multidrop (one driver and multiple receivers) data transmission over controlled impedance media of approximately $100~\Omega$. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.


The SN65LVDS31, SN65LVDS3487, and SN65LVDS9638 are characterized for operation from -40°C to 85°C. The SN55LVDS31 is characterized for operation from -55°C to 125°C.

SN55LVDS31 ... J OR W SN65LVDS31 ... D OR PW (Marked as LVDS31 or 65LVDS31) (TOP VIEW)







SN65LVDS3487D (Marked as LVDS3487 or 65LVDS3487)



SN65LVDS9638D (Marked as DK638 or LVDS38) SN65LVDS9638DGN (Marked as L38) SN65LVDS9638DGK (Marked as AXG)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PowerPAD is a trademark of Texas Instruments.


SLLS261K - JULY 1997 - REVISED MARCH 2004

AVAILABLE OPTIONS

		PACKAGE									
TA	SMALL (DUTLINE	MOOD	CHIP CARRIER	CERAMIC DIP	FLAT PACK					
	(D)	(PW)	MSOP	(FK) (J)		MSOP (FK) (J) (V		(W)			
	SN65LVDS31D	SN65LVDS31PW	_	_	_	_					
–40°C to	SN65LVDS3487D	_			_	_					
85°C	SN65LVDS9638D	_	SN65LVDS9638DGN	_	_	_					
	_	_	SN65LVDS9638DGK	_	_	_					
–55°C to 125°C	_	_	_	SNJ55LVDS31FK	SNJ55LVDS31J	SNJ55LVDS31W SN55LVDS31W					


logic symbol†

SN55LVDS31, SN65LVDS31



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


'LVDS31 logic diagram (positive logic)



logic symbol†

SN65LVDS3487 1,2EN ΕN 2 ∇ 1Y 3 ∇ 1Z 6 2Y 5 2Z 12 ΕN 3,4EN 10 ∇ 3Y 11 ∇ 3Z 14 4Y 15 13 4Z

SN65LVDS3487 logic diagram (positive logic)







[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SLLS261K - JULY 1997 - REVISED MARCH 2004

logic symbol†

SN65LVDS9638 logic diagram (positive logic)





Function Tables

SN55LVDS31, SN65LVDS31

INPUT	ENA	BLES	OUTPUTS						
Α	G	G	Υ	Z					
Н	Н	Χ	Н	L					
L	Н	X	L	Н					
Н	Χ	L	Н	L					
L	Χ	L	L	Н					
Х	L	Н	Z	Z					
Open	Н	Χ	L	Н					
Open Open	Χ	L	L	Н					

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

SN65LVDS3487

INPUT	ENABLE	OUTPUTS			
Α	EN	Υ	Z		
Н	Н	Н	L		
L	Н	L	Н		
Х	L	Z	Z		
Open	Н	L	Н		

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

SN65LVDS9638

INPUT	OUTPUTS				
Α	Υ	Z			
Н	Н	L			
L	L	Н			
Open	L	Н			


H = high level, L = low level



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SLLS261K - JULY 1997 - REVISED MARCH 2004

equivalent input and output schematic diagrams



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 4 V
Input voltage range, V _I	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Continuous total power dissipation	See Dissipation Rating Table
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{Stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D (8)	725 mW	5.8 mW/°C	464 mW	377 mW	_
D (16)	950 mW	7.6 mW/°C	608 mW	494 mW	_
DGK	425 mW	3.4 mW/°C	272 mW	221 mW	_
DGN§	2.14 W	17.1 mW/°C	1.37 W	1.11 W	_
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
PW (16)	774 mW	6.2 mW/°C	496 mW	402 mW	
W	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3	3.3	3.6	V
High-level input voltage, V _{IH}		2			V
Low-level input voltage, V _{IL}				0.8	V
Operating free-air temperature, T _A	SN65 prefix	-40		85	°C
Operating nee-all temperature, 14	SN55 prefix	-55		125	C



[§] The PowerPAD™ must be soldered to a thermal land on the printed-circuit board. See the application note *PowerPAD Thermally Enhanced Package* (SLMA002)

SLLS261K - JULY 1997 - REVISED MARCH 2004

SN55LVDS31 electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONI	MIN	TYP [†]	MAX	UNIT	
V_{OD}	Differential output voltage magnitude	$R_L = 100 \Omega$,	See Figure 2	247	340	454	mV
ΔV _{OD}	Change in differential output voltage magnitude between logic states	$R_L = 100 \Omega$,	See Figure 2	-50		50	mV
Voc(ss)	Steady-state common-mode output voltage	See Figure 3		1.125	1.2	1.375	V
ΔV _{OC} (SS)	Change in steady-state common-mode output voltage between logic states	See Figure 3		-50		50	mV
VOC(PP)	Peak-to-peak common-mode output voltage	See Figure 3			50	150	mV
		$V_I = 0.8 \text{ V or 2 V},$ No load	Enabled,		9	20	
ICC	Supply current	V _I = 0.8 or 2 V, Enabled	$R_L = 100 \Omega$,		25	35	mA
		$V_I = 0$ or V_{CC} ,	Disabled		0.25	1	
lιΗ	High-level input current	V _{IH} = 2			4	20	μΑ
I _{IL}	Low-level input current	V _{IL} = 0.8 V			0.1	10	μΑ
	Object classification to the control of	$V_{O(Y)}$ or $V_{O(Z)} =$	0		-4	-24	4
los	Short-circuit output current	V _{OD} = 0				±12	mA
loz	High-impedance output current	$V_0 = 0 \text{ or } 2.4 \text{ V}$				±1	μΑ
I _O (OFF)	Power-off output current	$V_{CC} = 0$,	$V_0 = 2.4 \text{ V}$			±4	μΑ
Ci	Input capacitance				3	·	pF

[†] All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3 \text{ V}$.

SN55LVDS31 switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		0.5	1.4	4	ns
tPHL	Propagation delay time, high-to-low-level output		1	1.7	4.5	ns
t _r	Differential output signal rise time (20% to 80%)	$R_L = 100 \Omega$, $C_L = 10 pF$,	0.4	0.5	1	ns
tf	Differential output signal fall time (80% to 20%)	See Figure 2	0.4	0.5	1	ns
tsk(p)	Pulse skew (tpHL - tpLH)			0.3	0.6	ns
tsk(o)	Channel-to-channel output skew [‡]			0.3	0.6	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output			5.4	15	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	See Figure 4		2.5	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 4		8.1	17	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output			7.3	15	ns



[†] All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3 \text{ V}$. [‡] $t_{sk(0)}$ is the maximum delay time difference between drivers on the same device.

SLLS261K - JULY 1997 - REVISED MARCH 2004

SN65LVDSxxxx electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS		65LVDS 5LVDS3 5LVDS9	487	UNIT
					MIN	TYP†	MAX	
V_{OD}	Differential output voltage magnitud	е	$R_L = 100 \Omega$,	See Figure 2	247	340	454	mV
ΔV _{OD}	Change in differential output voltage between logic states	e magnitude	$R_L = 100 \Omega$,	See Figure 2	-50		50	mV
Voc(ss)	Steady-state common-mode output	voltage	See Figure 3		1.125	1.2	1.375	V
ΔVOC(SS)	Change in steady-state common-mode output voltage between logic states		See Figure 3		-50		50	mV
V _{OC(PP)}	Peak-to-peak common-mode output	t voltage	See Figure 3			50	150	mV
	Supply current		V _I = 0.8 V or 2 V, No load	Enabled,		9	20	
Icc		SN65LVDS31, SN65LVDS3487	V _I = 0.8 or 2 V, Enabled	R _L = 100 Ω,		25	35	mA
.00			$V_I = 0$ or V_{CC} ,	Disabled		0.25	1	
		ONIOSI N/D OCCOR	.,,	No load		4.7	8	
		SN65LVDS9638	$V_{I} = 0.8 \text{ V or } 2 \text{ V}$	$R_L = 100 \Omega$		9	13	
ΙΗ	High-level input current		V _{IH} = 2			4	20	μΑ
I _{IL}	Low-level input current		V _{IL} = 0.8 V			0.1	10	μΑ
	Chart singuit autout aurorat		$V_{O(Y)}$ or $V_{O(Z)} = 0$	0		-4	-24	A
los	Short-circuit output current		V _{OD} = 0				±12	mA
loz	High-impedance output current		$V_0 = 0 \text{ or } 2.4 \text{ V}$				±1	μΑ
IO(OFF)	Power-off output current		$V_{CC} = 0$,	$V_0 = 2.4 \text{ V}$			±1	μΑ
Ci	Input capacitance					3		pF

[†] All typical values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3 \text{ V}$.

SLLS261K - JULY 1997 - REVISED MARCH 2004

SN65LVDSxxxx switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SN SN6 SN6	UNIT		
			MIN	TYP	MAX	
^t PLH	Propagation delay time, low-to-high-level output		0.5	1.4	2	ns
tPHL	Propagation delay time, high-to-low-level output]	1	1.7	2.5	ns
t _r	Differential output signal rise time (20% to 80%)	$R_L = 100 \Omega$, $C_L = 10 pF$,	0.4	0.5	0.6	ns
tf	Differential output signal fall time (80% to 20%)	See Figure 2	0.4	0.5	0.6	ns
t _{sk(p)}	Pulse skew (tpHL - tpLH)]		0.3	0.6	ns
tsk(o)	Channel-to-channel output skew [‡]			0	0.3	ns
tsk(pp)	Part-to-part skew§				800	ps
^t PZH	Propagation delay time, high-impedance-to-high-level output			5.4	15	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	Con Figure 4		2.5	15	ns
^t PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 4		8.1	15	ns
tPLZ	Propagation delay time, low-level-to-high-impedance output]		7.3	15	ns

[†] All typical values are at T_A = 25°C and with V_{CC} = 3.3 V. ‡ t_{sk(0)} is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

 $[\]S$ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Voltage and Current Definitions



- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.
 - B. C_L includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




- NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.
 - B. C₁ includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
 - C. The measurement of VOC(PP) is made on test equipment with a -3-dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



PARAMETER MEASUREMENT INFORMATION




NOTES: A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or t_{Γ} < 1 ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.


B. C_I includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

Figure 4. Enable- and Disable-Time Circuit and Definitions

SLLS261K - JULY 1997 - REVISED MARCH 2004

TYPICAL CHARACTERISTICS





HIGH-TO-LOW PROPAGATION DELAY TIME





Figure 7


APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission where ground differences are less than 1 V. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers approach ECL speeds without the power and dual supply requirements.



NOTE A: This parameter is the percentage of distortion of the unit interval (UI) with a pseudorandom data pattern.

Figure 8. Typical Transmission Distance Versus Signaling Rate




NOTES: A. Place a 0.1-μF and a 0.001-μF Z5U ceramic, mica, or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitors should be located as close as possible to the device terminals.

B. Unused enable inputs should be tied to $V_{\hbox{\footnotesize{CC}}}$ or GND, as appropriate.

Figure 9. Typical Application Circuit Schematic



APPLICATION INFORMATION




NOTES: A. Resistors are leadless, thick film (0603), 5% tolerance.

- B. Decoupling capacitance is not shown, but recommended.
- C. V_{CC} is 3 V to 3.6 V.
- D. The differential output voltage of the 'LVDS31 can exceed that specified by IEEE1394.

Figure 10. 100-Mbps IEEE 1394 Transceiver

SLLS261K - JULY 1997 - REVISED MARCH 2004

APPLICATION INFORMATION



NOTES: A. Place a 0.1-μF Z5U ceramic, mica, or polystyrene dielectric, 0805 size, chip capacitor between V_{CC} and the ground plane. The capacitor should be located as close as possible to the device terminals.

B. Unused enable inputs should be tied to $V_{\hbox{\footnotesize{CC}}}$ or GND, as appropriate.

Figure 11. Operation With 5-V Supply

related information

IBIS modeling is available for this device. Please contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, please see the following documents:

- Low-Voltage Differential Signaling Design Notes (literature number SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (literature number SLLA038)
- Reducing EMI With LVDS (literature number SLLA030)
- Slew Rate Control of LVDS Circuits (literature number SLLA034)
- Using an LVDS Receiver With TIA/EIA-422 Data (literature number SLLA031)
- Low Voltage Differential Signaling (LVDS) EVM (literature number SLLA033)




SLLS261K - JULY 1997 - REVISED MARCH 2004

THERMAL PAD MECHANICAL DATA

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. For additional information on the PowerPAD™ package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

PowerPAD is a trademark of Texas Instruments




SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012




SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187

SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187






SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004




SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

J (R-GDIP-T**)

14 PIN SHOWN

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.




SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

SLLS261K - JULY 1997 - REVISED MARCH 2004

MECHANICAL INFORMATION

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL-STD-1835 GDFP1-F16 and JEDEC MO-092AC







om 26-Apr-2005

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9762101Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
5962-9762101QEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
5962-9762101QFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	Level-NC-NC-NC
5962-9762101VFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	Level-NC-NC-NC
SN55LVDS31W	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	Level-NC-NC-NC
SN65LVDS31D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS31DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS31DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS31NSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
SN65LVDS31PW	ACTIVE	TSSOP	PW	16	90	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS31PWR	ACTIVE	TSSOP	PW	16	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS3487D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS3487DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS9638D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS9638DGK	ACTIVE	MSOP	DGK	8	80	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS9638DGKR	ACTIVE	MSOP	DGK	8	2500	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS9638DGN	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS9638DGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS9638DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ55LVDS31FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	Level-NC-NC-NC
SNJ55LVDS31J	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	Level-NC-NC-NC
SNJ55LVDS31W	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



PACKAGE OPTION ADDENDUM

26-Apr-2005

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com https://www.ti.com.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265