捷多邦,专业PCB打样工厂,24小时加**多N74**ALVCH373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

DGV, DW, OR PW PACKAGE

SCES116G - JULY 1997 - REVISED AUGUST 2003

- Operates From 1.65 V to 3.6 V
- Max tpd of 3.3 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

(TOP VIEW) 20 VCC OE 1Q 19 8Q 18 8D 1D [2D 17 **∏** 7D 2Q 16 7Q 3Q 15 ∏ 6Q 3D 14 ∏ 6D 4D 13 ∏ 5D 4Q [12 5Q GND [∏ LE

description/ordering information

This octal transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	Tube		SN74ALVCH373DW	ALV(011070	
	SOIC – DW	Tape and reel	SN74ALVCH373DWR	ALVCH373	
-40°C to 85°C	TSSOP – PW	Tape and reel	SN74ALVCH373PWR	VB373	
-40 C to 65 C	TVSOP - DGV	Tape and reel	SN74ALVCH373DGVR	VB373	
	VFBGA – GQN	Topo and roal	SN74ALVCH373GQNR	VB373	
	VFBGA – ZQN (Pb-free) Tape and reel		SN74ALVCH373ZQNR	VD3/3	


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74ALVCH373 **OCTAL TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES116G - JULY 1997 - REVISED AUGUST 2003

GQN OR ZQN PACKAGE (TOP VIEW)




terminal assignments

	1	2	3	4
Α	1Q	ŌĒ	VCC	8Q
В	2D	7D	1D	8D
С	3Q	2Q	6Q	7Q
D	4D	5D	3D	6D
Е	GND	4Q	LE	5Q

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic diagram (positive logic)



Pin numbers shown are for the DGV, DW, and PW packages.

SN74ALVCH373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES116G - JULY 1997 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)		
Output voltage range, VO (see Notes 1 and 2)		-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	: DGV package	92°C/W
3,1 .		58°C/W
	GQN/ZQN package	78°C/W
	PW package	83°C/W
Storage temperature range, T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
٧ _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	
٧ _I	Input voltage		0	Vcc	V
VO	Output voltage		0	Vcc	V
		V _{CC} = 1.65 V		-4	
١.	LP ob Level and out assessed	V _{CC} = 2.3 V		-12	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
١.	Law law Law tast sums at	V _{CC} = 2.3 V		12	4
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate			5	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74ALVCH373 **OCTAL TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES116G - JULY 1997 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	VCC-0	.2		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
		I _{OH} = -6 mA	2.3 V	2				
∨он				2.3 V	1.7			V
		$I_{OH} = -12 \text{ mA}$		2.7 V	2.2			
				3 V	2.4			
		I _{OH} = -24 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
,,		I _{OL} = 6 mA		2.3 V			0.4	.,
VOL				2.3 V			0.7	V
		I _{OL} = 12 mA	2.7 V			0.4		
		I _{OL} = 24 mA	3 V			0.55		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V _I = 0.58 V		1.65 V	25			
		V _I = 1.07 V		1.65 V	-25			
		V _I = 0.7 V		2.3 V	45			
l _l (hold)		V _I = 1.7 V		2.3 V	-45			μΑ
(/		V _I = 0.8 V		3 V	75			
		V _I = 2 V		3 V	-75			
\		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			20	μΑ
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
	Control inputs	V V		0.01/		4.5		
Ci	Data inputs	V _I = V _{CC} or GND		3.3 V		5		pF
Co	Outputs	$V_O = V_{CC}$ or GND	<u> </u>	3.3 V		7.5		pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} =	1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	VCC =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high	3.8		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	1.3		0.5		0.5		0.5		ns
t _h	Hold time, data after LE \downarrow	0.5		1.3		1.7		1.2		ns



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SN74ALVCH373 **OCTAL TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES116G - JULY 1997 - REVISED AUGUST 2003


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} =		V _{CC} =		VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4 .	D	0	1.7	6.3	1	4		4	1	3.6	
^t pd	LE	α	2	6.1	1	3.8		3.7	1	3.3	ns
t _{en}	OE	Q	3.4	8.3	1.9	5.4		5.4	1.6	4.8	ns
^t dis	ŌE	Q	1.6	7	1	4.4		4.4	1	4.4	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
	Power dissipation capacitance	Outputs enabled	$C_{\parallel} = 0,$	31	33	37	
C _{pd}	per latch	Outputs disabled	f = 10 MHz	7	7	9	pF


PARAMETER MEASUREMENT INFORMATION



TEST	S 1
t _{pd}	Open
t _{PLZ} /t _{PZL}	VLOAD
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

, v	IN	PUT	, , , , , , , , , , , , , , , , , , ,	V		_	, , , , , , , , , , , , , , , , , , ,
vcc	٧ _I	t _r /t _f	VМ	VLOAD	CL	RL	$v_{\scriptscriptstyle{\Delta}}$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ configuration
- D. Falls within JEDEC MO-225 variation BC.
- E. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ configuration.
- D. Fall within JEDEC MO-225 variation BC.
- E. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead)SnPb).

MicroStar Junior is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265