捷多邦,专业PCB打**SN54LV4叶126。SN74LVTH126** 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS746B - JULY 2000 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH126 devices feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE) input is low.

SN54LVTH126...J OR W PACKAGE SN74LVTH126 . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LVTH126 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	colo p	Tube	SN74LVTH126D	LVTHACC	
	SOIC - D	Tape and reel	SN74LVTH126DR	LVTH126	
	SOP – NS Tape and reel		SN74LVTH126NSR	LVTH126	
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH126DBR	LXH126	
	TOCOD DW	Tube	SN74LVTH126PW	1.7/1400	
	TSSOP - PW	Tape and reel	SN74LVTH126PWR	LXH126	
100	TVSOP – DGV Tape and reel		SN74LVTH126DGVR	LXH126	
FB:	CDIP – J	Tube	SNJ54LVTH126J	SNJ54LVTH126J	
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH126W	SNJ54LVTH126W	
	LCCC – FK Tube		SNJ54LVTH126FK	SNJ54LVTH126FK	

Teackage drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



SN54LVTH126, SN74LVTH126 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS746B - JULY 2000 - REVISED OCTOBER 2003

description/ordering information (continued)


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
Н	Н	Н
Н	L	L
L	Χ	Z

logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SN54LVTH126, SN74LVTH126 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS746B - JULY 2000 - REVISED OCTOBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance	0.0 v to r v
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO: SN54LVTH126	96 mA
SN74LVTH126	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH126	48 mA
	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): D package	
DB package	
DGV package	
NS package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

		SN54LV	TH126	SN74LV	LINUT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	N.	2		V	
V _{IL}	Low-level input voltage		0.8		8.0	V	
VI	Input voltage	ć	5.5		5.5	V	
loH	High-level output current					-32	mA
lOL	Low-level output current		30	48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	80	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVTH126, SN74LVTH126 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS746B - JULY 2000 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIONS		SN	54LVTH1	126	SN	74LVTH1	26	LINUT	
PAI	RAMETER	TEST CONDITIONS			TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	$V_{CC} = 2.7 \text{ V}, \qquad I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	VCC-0	.2		VCC-0	.2			
		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
VOH		V 2.V	$I_{OH} = -24 \text{ mA}$	2						V	
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V 2.7.V	$I_{OL} = 100 \mu A$			0.2			0.2		
		V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5		
\/-·			$I_{OL} = 16 \text{ mA}$			0.4			0.4	V	
VOL		V 2.V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V	
		VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55					
			$I_{OL} = 64 \text{ mA}$			2			0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		, i	10			10		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		The state of the s	±1			±1		
l _l	Doto innuto	V 26V	VI = VCC		1	1			1	μА	
	Data inputs	V _{CC} = 3.6 V	V _I = 0		2	-5			-5		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	0	Ź,				±100	μΑ	
		V 2.V	V _I = 0.8 V	75			75				
II(hold)	Data inputs	VCC = 3 V	V _I = 2 V	-75			-75			μА	
		$V_{CC} = 3.6 V^{\ddagger}$,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500		
lozh		$V_{CC} = 3.6 \text{ V},$	VO = 3 V			5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$			-5			-5	μΑ	
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$ V to 3 V, $OE = don't$ care				±50*			±50	μΑ	
lozpd		V_{CC} = 1.5 V to 0, V_{O} = 0.5 V to 3 V, OE = don't care				±50*			±50	μΑ	
ICC		V _{CC} = 3.6 V,	Outputs high		0.12	0.19		0.12	0.19		
		$I_{O} = 0$,	Outputs low		4.5	7		4.5	7	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.12	0.19		0.12	0.19		
ΔICC§	$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One input at } V_{CC} - 0.6 \text{ V,}$ Other inputs at V_{CC} or GND					0.3			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Co		V _O = 3 V or 0			6.5			6.5		pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVTH126, SN74LVTH126 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS SCBS746B – JULY 2000 - REVISED OCTOBER 2003


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTH126				SN74LVTH126					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX	
t _{PLH}	А	V	1	4.8	1/2	5.5	1	2.3	3.8		4.5	
t _{PHL}		Y	1	4.9	36	5.4	1	2.4	3.9		4.4	ns
^t PZH	OE	v	1	6.4	2	7.1	1	3.6	5.4		6.1	
t _{PZL}		OE	OE Y	Y		6.8	1.1	3.6	5.2		5.8	ns
^t PHZ	OE		1	4.8		5.3	1	2.2	3.8		4.3	20
t _{PLZ}		OE Y	1.3	6.5		7.1	1.3	3.6	5.5		6.1	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SCBS746B - JULY 2000 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_r \leq 2.5 \,\text{ns}$, $t_f \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LVTH126D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LVTH126DBR	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LVTH126DGVR	ACTIVE	TVSOP	DGV	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH126DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVTH126NSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
SN74LVTH126PW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVTH126PWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265