

The Communications Edge TM

Product Information

Product Features

- 2300 2700 MHz
- +30.5 dBm P1dB
- +46 dBm Output IP3
- 10 dB Gain @ 2450 MHz
- 9 dB Gain @ 2600 MHz
- Single Positive Supply (+5V)
- Available in SOIC-8 or 16pin
 4mm QFN package

Applications


- W-LAN
- RFID
- DMB
- Fixed Wireless

Product Description


The ECP103 is a high dynamic range driver amplifier in a low-cost surface mount package. The InGaP/GaAs HBT is able to achieve superior performance for various narrowband-tuned application circuits with up to +46 dBm OIP3 and +30.5 dBm of compressed 1-dB power. The part is housed in an industry standard SOIC-8 SMT package. All devices are 100% RF and DC tested.

The ECP103 is targeted for use as a driver amplifier in wireless infrastructure where high linearity and medium power is required. An internal active bias allows the ECP103 to maintain high linearity over temperature and operate directly off a single +5V supply. This combination makes the device an excellent candidate for driver amplifier stages in wireless-LAN, digital multimedia broadcast, or fixed wireless applications. The device can also be used in next generation RFID readers.

Functional Diagram



ECP103D



ECP103G

Specifications (1)

Parameter	Units	Min	Тур	Max
Operational Bandwidth	MHz	2300		2700
Test Frequency	MHz		2450	
Gain	dB		10	
Input Return Loss	dB		18	
Output Return Loss	dB		8	
Output P1dB	dBm		+30.5	
Output IP3 (2)	dBm		+46	
Noise Figure	dB		6.3	27
Test Frequency	MHz	411	2600	
Gain	dB	U.D	9	
Output P1dB	dBm		+30	
Output IP3 (2)	dBm		+45	
Operating Current Range, Icc (3)	mA	400	450	500
Device Voltage, Vcc	V		5	

Test conditions unless otherwise noted: T = 25°C, Vsupply = +5 V in a tuned application circuit. 3OIP measured with two tones at an output power of +15 dBm/tone separated by 1 MHz. The suppression on the largest IM3 product is used to calculate the 3OIP using a 2:1 rule.

Typical Performance (4)

Parameter	Units		Typical	
Frequency	MHz	2450		2600
S21 – Gain	dB	10		9
S11	dB	15	77.0	15
S22	dB	8	30.00	8
Output P1dB	dBm	30.5		30.0
Output IP3	dBm	46		45
W-CDMA Channel Power @ -45 dBc ACPR	dBm	22.5		
Noise Figure	dB	7	7	7
Supply Bias (3)		+5 V @ 450 mA		

^{4.} Typical parameters reflect performance in a tuned application circuit at $+25^{\circ}$ C.

Absolute Maximum Rating

Parameters	Rating
Operating Case Temperature	-40 to +85 °C
Storage Temperature	-65 to +150 °C
RF Input Power (continuous)	+26 dBm
Device Voltage	+8 V
Device Current	900 mA
Device Power	5 W

fclzsccom eration of this device above any of these parameters may cause permanent damage.


Ordering Information

Part No.	Description
ECP103D	1 Watt InGaP HBT Amplifier (16p 4mm Pkg)
ECP103G	1 Watt InGaP HBT Amplifier (Soic-8 Pkg)
ECP103D-PCB2450	2450 MHz Evaluation Board
ECP103D-PCB2650	2600 MHz Evaluation Board
ECP103G-PCB2450	2450 MHz Evaluation Board
ECP103G-PCB2650	2600 MHz Evaluation Board

^{3.} This corresponds to the quiescent current or operating current under small-signal conditions into pins 6, 7, and 8. It is expected that the current can increase by an additional 90 mA at P1dB. Pin 1 is used as a reference voltage for the internal biasing circuitry. It is expected that Pin 1 will pull 10.8 mA of current when used with a series bias resistor of R1=51 Ω. (ie. total device current typically will be 461 mA.)

Typical Device Data – ECP103G (Soic-8 Package)

S-Parameters ($V_{cc} = +5 \text{ V}$, $I_{cc} = 450 \text{ mA}$, $T = 25^{\circ}\text{C}$, calibrated to device leads)




Notes:

The gain for the unmatched device in 50 ohm system is shown as the trace in black color. For a tuned circuit for a particular frequency, it is expected that actual gain will be higher, up to the maximum stable gain. The maximum stable gain is shown in the dashed red line. The impedance loss plots are shown from 0.05 - 5.05 GHz, with markers placed in 0.5 GHz increments.

S-Parameters (V_{cc} = +5 V, I_{cc} = 450 mA, T = 25°C, unmatched 50 ohm system, calibrated to device leads)

	- / (0		-,	· · · · ,				
Freq (MHz)	S11 (dB)	S11 (ang)	S21 (dB)	S21 (ang)	S12 (dB)	S12 (ang)	S22 (dB)	S22 (ang)
50	-1.23	-177.95	24.07	122.55	-40.25	17.32	-1.26	-130.4
100	-1.01	178.17	19.55	116.55	-39.49	10.63	-1.33	-155.43
200	-1.01	172.63	15.55	112.97	-40.13	15.98	-1.17	-169.92
400	-1.03	163.72	12.03	98.68	-38.83	10.31	-0.93	179.61
600	-1.21	155.20	9.86	85.80	-39.30	-4.249	-0.66	173.43
800	-1.34	146.17	8.11	73.18	-37.70	-2.398	-0.83	168.67
1000	-1.52	136.69	6.92	61.43	-37.73	-16.27	-0.95	166.34
1200	-2.00	126.65	6.13	49.60	-37.14	-14.34	-1.05	165.13
1400	-2.65	115.04	5.80	37.55	-36.23	-28.50	-1.04	164.55
1600	-3.86	97.52	6.01	21.48	-36.45	-46.08	-1.11	166.24
1800	-6.72	86.05	6.17	1.700	-34.63	-68.99	-1.10	164.44
2000	-14.09	94.99	6.15	-23.83	-35.91	-100.68	-1.00	162.35
2200	-9.98	166.89	4.98	-52.92	-36.75	-147.66	-0.77	158.42
2400	-4.27	157.68	2.52	-80.08	-39.10	171.86	-0.79	154.12
2600	-2.13	142.95	-0.42	-100.8	-37.80	123.26	-0.81	149.03
2800	-1.24	130.88	-3.40	-116.44	-38.58	89.55	-0.84	144.09
3000	-0.82	120.68	-6.09	-128.99	-39.37	67.22	-0.92	138.4

Application Circuit PC Board Layout



Circuit Board Material: Top RF layer is .014" Getek, 4 total layers (0.062" thick) for mechanical rigidity 1 oz copper, Microstrip line details: width = .026", spacing = .026"


The silk screen markers 'A', 'B', 'C', etc. and '1', '2', '3', etc. are used as placemarkers for the input and output tuning shunt capacitors – C8 and C9. The markers and vias are spaced in .050" increments.


1 Watt, High Linearity InGaP HBT Amplifier


2450 MHz Application Circuit (ECP103G-PCB2450)


Typical RF Performance at 25°C Frequency 2450 MHz S21 - Gain 10 dB S11 - Input Return Loss -14 dB -10 dB S22 - Output Return Loss Output P1dB +30.5 dBm Output IP3 +46 dBm (+17 dBm / tone, 1 MHz spacing) Noise Figure 7 dB Device / Supply Voltage +5 V Quiescent Current (1) 450 mA


This corresponds to the quiescent current or operating current under small-signal conditions into pins 6, 7, and 8.





























ECP103G (SOIC-8 Package) Mechanical Information

Outline Drawing





Land Pattern



Thermal Specifications


Parameter	Rating
Operating Case Temperature	-40 to +85° C
Thermal Resistance, Rth (1)	33° C / W
Junction Temperature, Tjc (2)	159° C
1 3	

1. The thermal resistance is referenced from the junctionto-case at a case temperature of 85° C. Tic is a function of the voltage at pins 6 and 7 and the current applied to pins 6, 7, and 8 and can be calculated by:

Tic = Tcase + Rth * Vcc * Icc

2. This corresponds to the typical biasing condition of +5V, 450 mA at an 85° C case temperature. A minimum MTTF of 1 million hours is achieved for junction temperatures below 247° C.

MTTF vs. GND Tab Temperature



Product Marking

The component will be marked with an "ECP103G" designator with an alphanumeric lot code on the top surface of the package.

Tape and reel specifications for this part are located on the website in the "Application Notes" section.


ESD / MSL Information

ESD Rating: Class 1B

Passes between 500 and 1000V Value: Test: Human Body Model (HBM) Standard: JEDEC Standard JESD22-A114

Level 3 at +235° C convection reflow JEDEC Standard J-STD-020 Standard:

Functional Diagram



Function	Pin No.
Vref	1
Input	3
Output	6, 7
Vbias	8
GND	Backside Pad
N/C or GND	2, 4, 5

Mounting Config. Notes

- A heatsink underneath the area of the PCB for the mounted device is strictly required for proper thermal operation. Damage to the device can occur without the use of one.
- Ground / thermal vias are critical for the proper performance of this device. Vias should use a .35mm (#80 / .0135") diameter drill and have a final plated thru diameter of .25 mm (.010").
- Add as much copper as possible to inner and outer layers near the part to ensure optimal thermal performance.

 Mounting screws can be added near the part to fasten the
- board to a heatsink. Ensure that the ground / thermal via region contacts the heatsink.
- Do not put solder mask on the backside of the PC board in
- the region where the board contacts the heatsink. RF trace width depends upon the PC board material and
- Use 1 oz. Copper minimum.
- All dimensions are in millimeters (inches). Angles are in

ECP103D (16-pin 4x4mm Package) Mechanical Information

Outline Drawing

NOTE: ALL DIMENSIONS ARE IN MILLIMETERS

0.203 +/-0.0127 -0.300 +/-0.050 PIN 1 INDICATOR XXXX FABRICATION BATCH # -2.000 + **ECXXXX** XXX xxxx BOTTOM VIEW SIDE VIEW TOP VIEW

Land Pattern

0.25mm DIA. THERMAL GROUND VIA HOLE VIAS ARE PLACEI ON A 0.65mm GRID. VIAS ARE TO BE CONNECTED TO TOP, BOTTOM, AND INTERNAL GROUND PLANES IN ORDER TO MAXIMIZE HEAT DISSIPATION. FOR .031" THK FR4 MATERIA VIA BARREL PLATING TO BE MIN. 0.0014 THICK. VIAS TO BE PLUGGED WITH EITHER CONDUCTIVE OR NON-CONDUCTIV EPOXY TO PREVENT SOLDER. DRAINS THROUGH VIA IN REFLOW PROCESS GROUND PLANE AREA FOR VIAS 2 23mm X 2 23mm



16L 4.0mm X 4.0mm PACKAGE

Thermal Specifications

Parameter	Rating
Operating Case Temperature	-40 to +85° C
Thermal Resistance, Rth (1)	33° C / W
Junction Temperature, Tjc (2)	159° C


0.65mm

1. The thermal resistance is referenced from the junctionto-case at a case temperature of 85° C. Tic is a function of the voltage at pins 10 and 11 and the current applied to pins 10, 11, and 16 and can be calculated by:

Tic = Tcase + Rth * Vcc * Icc

2. This corresponds to the typical biasing condition of +5V, 450 mA at an 85° C case temperature. A minimum MTTF of 1 million hours is achieved for junction temperatures below 247° C.

MTTF vs. GND Tab Temperature



Product Marking

The component will be marked with an "ECP103D" designator with an alphanumeric lot code on the top surface of the package.

Tape and reel specifications for this part are located on the website in the "Application Notes" section.


ESD / MSL Information

ESD Rating: Class 1B

Passes between 500 and 1000V Value: Human Body Model (HBM) Test: Standard: JEDEC Standard JESD22-A114

Level 3 at +235° C convection reflow JEDEC Standard J-STD-020 Standard:

Functional Diagram



Function	Pin No.
Vref	1
RF Input	3
RF Output	10, 11
Vbias	16
GND	Backside Pac
N/C or GND	2, 4-9, 12-1

Mounting Config. Notes

- A heatsink underneath the area of the PCB for the mounted device is strictly required for proper thermal operation. Damage to the device can occur without the use of one.
- Ground / thermal vias are critical for the proper performance of this device. Vias should use a .35mm (#80 / .0135") diameter drill and have a final plated thru diameter of .25 mm (.010").
- Add as much copper as possible to inner and outer layers near the part to ensure optimal thermal performance.

 Mounting screws can be added near the part to fasten the
- board to a heatsink. Ensure that the ground / thermal via region contacts the heatsink.
- Do not put solder mask on the backside of the PC board in
- the region where the board contacts the heatsink. RF trace width depends upon the PC board material and construction.
- Use 1 oz. Copper minimum.
- All dimensions are in millimeters (inches). Angles are in