



# Dual Bootstrapped, High Voltage MOSFET Driver with Output Disable

## ADP3419

### FEATURES

- All-in-one synchronous buck driver
- One PWM signal generates both drives
- Anticross-conduction protection circuitry
- Output disable function
- Crowbar control
- Synchronous override control
- Undervoltage lockout

### APPLICATIONS

- Mobile computing CPU core power converters
- Multiphase desk-note CPU supplies
- Single-supply synchronous buck converters
- Nonsynchronous-to-synchronous drive conversion

### GENERAL DESCRIPTION

The ADP3419 is a dual MOSFET driver optimized for driving two N-channel switching MOSFETs in nonisolated synchronous buck power converters used to power CPUs in portable computers. The driver impedances have been chosen to provide optimum performance in multiphase regulators at up to 25 A per phase. The high-side driver can be bootstrapped relative to the switch node of the buck converter and is designed to accommodate the high voltage slew rate associated with floating high-side gate drivers.

The ADP3419 includes an anticross-conduction protection circuit, undervoltage lockout to hold the switches off until the driver has sufficient voltage for proper operation, a crowbar input that turns on the low-side MOSFET independently of the input signal state, and a low-side MOSFET disable pin to provide higher efficiency at light loads. The  $\overline{SD}$  pin shuts off both the high-side and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdown.

The ADP3419 is specified over the extended commercial temperature range of 0°C to 100°C and is available in a 10-lead MSOP package.

### SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### GENERAL APPLICATION CIRCUIT




Figure 2.

**TABLE OF CONTENTS**

Specifications.....	3	Low-Side Driver Shutdown.....	10
Absolute Maximum Ratings.....	5	Low-Side Driver Timeout .....	10
ESD Caution.....	5	Crowbar Function .....	10
Pin Configuration and Function Descriptions.....	6	Application Information.....	11
Typical Performance Characteristics .....	7	Supply Capacitor Selection .....	11
Theory of Operation .....	9	Bootstrap Circuit.....	11
Undervoltage Lockout .....	9	Power and Thermal Considerations.....	11
Driver Control Input.....	9	PC Board Layout Considerations.....	12
Low-Side Driver.....	9	Outline Dimensions .....	13
High-Side Driver .....	9	Ordering Guide .....	13
Overlap Protection Circuit.....	9		

**REVISION HISTORY**

**3/05—Rev. 0 to Rev. A**

Updated Format.....	Universal
Changes to Specifications.....	3

**4/04—Revision 0: Initial Version**

## SPECIFICATIONS

$V_{CC} = \overline{SD} = 5\text{ V}$ ,  $BST = 4\text{ V}$  to  $26\text{ V}$ ,  $T_A = 0^\circ\text{C}$  to  $100^\circ\text{C}$ , unless otherwise noted.

All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC) methods.

**Table 1.**

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	
<b>LOGIC INPUTS (IN, <math>\overline{SD}</math>, <math>\overline{DRVLS}</math>, CROWBAR)</b>							
Input Voltage High	$V_{IH}$	Inputs = 0 V or 5 V $C_{LOAD} = 3\text{ nF}$ , Figure 3	2.0			V	
Input Voltage Low	$V_{IL}$				0.8	V	
Input Current	$I_{IN}$		-1		+1	$\mu\text{A}$	
$\overline{DRVLS}$ Propagation Delay Time	$t_{pd\overline{DRVLS}}$ $t_{pdh\overline{DRVLS}}$				20	ns	
<b>HIGH-SIDE DRIVER</b>							
Output Resistance, Sourcing Current		BST – SW = 4.6 V		1.7	3.3	$\Omega$	
Output Resistance, Sinking Current		BST – SW = 4.6 V		0.8	2.3	$\Omega$	
Transition Times	$t_{rDRVH}$ $t_{fDRVH}$	BST – SW = 4.6 V, $C_{LOAD} = 3\text{ nF}$ , Figure 4		14	35	ns	
Propagation Delay Times <sup>1</sup>	$t_{pdhDRVH}$ $t_{pdIDRVH}$	BST – SW = 4.6 V, $C_{LOAD} = 3\text{ nF}$ , Figure 4	15	32	70	ns	
		BST – SW = 4.6 V, $C_{LOAD} = 3\text{ nF}$ , Figure 4		28	60	ns	
<b>LOW-SIDE DRIVER</b>							
Output Resistance, Sourcing Current		$C_{LOAD} = 3\text{ nF}$ , Figure 4		1.7	3.3	$\Omega$	
Output Resistance, Sinking Current				0.8	2.3	$\Omega$	
Transition Times	$t_{rDRVL}$ $t_{fDRVL}$		$C_{LOAD} = 3\text{ nF}$ , Figure 4		13	30	ns
Propagation Delay Times <sup>1,2</sup>	$t_{pdhDRVL}$ $t_{pdIDRVL}$		$C_{LOAD} = 3\text{ nF}$ , Figure 4		11	25	ns
			$C_{LOAD} = 3\text{ nF}$ , Figure 4		25	48	ns
SW Transition Timeout <sup>2</sup>	$t_{SWTO}$	BST – SW = 4.6 V	150	350	600	ns	
Zero-Crossing Threshold	$V_{ZC}$			1		V	
<b>SUPPLY</b>							
Supply Voltage Range	$V_{CC}$		4.6		6	V	
Supply Current							
Normal Mode	$I_{SYS(NM)}$	$I_{CC} + I_{BST}$ , IN = 0 V or 5 V		0.8	1.5	mA	
Shutdown Mode	$I_{SYS(SD)}$	$I_{CC} + I_{BST}$ , $\overline{SD} = 0\text{ V}$		325	600	$\mu\text{A}$	
Undervoltage Lockout Threshold		VCC rising	3.8	4.25	4.5	V	
Undervoltage Lockout Hysteresis <sup>3</sup>		VCC falling	50	120		mV	

<sup>1</sup> For propagation delays,  $t_{pdh}$  refers to the specified signal going high, and  $t_{pdl}$  refers to the signal going low with transitions measured at 50%.

<sup>2</sup> The turn-on of  $\overline{DRVL}$  is initiated after IN goes low by either SW crossing a ~1 V threshold or by expiration of  $t_{SWTO}$ .

<sup>3</sup> Guaranteed by characterization, not production tested.

# ADP3419




Figure 3. Output Disable Timing Diagram (Timing is Referenced to the 90% and 10% Points Unless Otherwise Noted)




Figure 4. Nonoverlap Timing Diagram (Timing is Referenced to the 90% and 10% Points Unless Otherwise Noted)

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
VCC	-0.3 V to +7 V
BST	-0.3 V to +30 V
BST to SW	-0.3 V to +7 V
SW	-3 V to +25 V
DRVH	SW - 0.3 V to BST + 0.3 V
DRVL	-0.3 V to VCC + 0.3 V
All Other Inputs and Outputs	-0.3 V to VCC + 0.3 V
$\theta_{JA}$	
2-Layer Board	340°C/W
4-Layer Board	220°C/W
Operating Ambient Temperature Range	0°C to 100°C
Junction Temperature Range	0°C to 150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature Range	
Soldering (10 s)	300°C
Vapor Phase (60 s)	215°C
Infrared (15 s)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Unless otherwise specified, all voltages are referenced to GND.

### ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# ADP3419

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Function
1	IN	Logic Level PWM Input. This pin has primary control of the drive outputs. In normal operation, pulling this pin low turns on the low-side driver; pulling it high turns on the high-side driver.
2	$\overline{SD}$	Shutdown Input. When low, this pin disables normal operation, forcing DRVH and DRVL low.
3	$\overline{DRVLS}$	Synchronous Rectifier Shutdown Input. When low, DRVL is forced low; when high, DRVL is enabled and controlled by IN and by the adaptive overlap protection control circuitry.
4	CROWBAR	Crowbar Input. When high, DRVL is forced high regardless of the high-side MOSFET switch condition.
5	VCC	Input Supply. This pin should be bypassed to GND with a 4.7 $\mu$ F or larger ceramic capacitor.
6	DRVL	Synchronous Rectifier Drive. Output drive for the lower (synchronous rectifier) MOSFET.
7	GND	Ground. This pin should be closely connected to the source of the lower MOSFET.
8	SW	Switch Node Input. This pin is connected to the buck-switching node, close to the upper MOSFET's source. It is the floating return for the upper MOSFET drive signal. It is also used to monitor the switched voltage to prevent turn-on of the lower MOSFET until the voltage is below $\sim 1$ V.
9	DRVH	Buck Drive. Output drive for the upper (buck) MOSFET.
10	BST	Upper MOSFET Floating Bootstrap Supply. A capacitor connected between the BST and SW pins holds this bootstrapped voltage for the high-side MOSFET as it is switched.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. DRVH Rise and DRVL Fall Times  
CH1 = IN, CH2 = DRVH, CH3 = DRVL




Figure 9. DRVL Rise and Fall Times vs. Temperature




Figure 7. DRVH Fall and DRVL Rise Times  
CH1 = IN, CH2 = DRVH, CH3 = DRVL




Figure 10. DRVH and DRVL Rise Times vs. Load Capacitance




Figure 8. DRVH Rise and Fall Times vs. Temperature




Figure 11. DRVH and DRVL Fall Times vs. Load Capacitance

# ADP3419




Figure 12. DRVH and DRVL  $t_{pdh}$  vs. Temperature




Figure 15. Supply Current vs. Frequency




Figure 13. DRVH and DRVL  $t_{pdl}$  vs. Temperature




Figure 16. Supply Current vs. Temperature




Figure 14. IN Pin Input Current vs. Input Voltage

## THEORY OF OPERATION

The ADP3419 is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3 nF load at speeds up to 1 MHz. A more detailed description of the ADP3419 and its features follows. Refer to the detailed block diagram in Figure 17.




Figure 17. Detailed Block Diagram of the ADP3419

### UNDERVOLTAGE LOCKOUT

The undervoltage lockout (UVLO) circuit holds both MOSFET driver outputs low during VCC supply ramp-up. The UVLO logic becomes active and in control of the driver outputs at a supply voltage of no greater than 1.5 V. The UVLO circuit waits until the VCC supply has reached a voltage high enough to bias logic level MOSFETs fully on before releasing control of the drivers to the control pins.

### DRIVER CONTROL INPUT

The driver control input (IN) is connected to the duty ratio modulation signal of a switch-mode controller. IN can be driven by 2.5 V to 5.0 V logic. The output MOSFETs are driven so that the SW node follows the polarity of IN.

### LOW-SIDE DRIVER

The low-side driver is designed to drive a ground-referenced low  $R_{DS(ON)}$  N-channel synchronous rectifier MOSFET. The bias to the low-side driver is internally connected to the VCC supply and GND. Once the supply voltage ramps up and exceeds the UVLO threshold, the driver is enabled. When the driver is enabled, the driver's output is 180° out of phase with the IN pin. Table 4 shows the relationship between DRVL and the different control inputs of the ADP3419.

### HIGH-SIDE DRIVER

The high-side driver is designed to drive a floating low  $R_{DS(ON)}$  N-channel MOSFET. The bias voltage for the high-side driver is developed by an external bootstrap supply circuit, which is connected between the BST and SW pins.

The bootstrap circuit comprises a diode, D1, and bootstrap capacitor,  $C_{BST}$ . When the ADP3419 is starting up, the SW pin is at ground, so the bootstrap capacitor charges up to VCC through D1. Once the supply voltage ramps up and exceeds the UVLO threshold, the driver is enabled. When IN goes high, the high-side driver begins to turn on the high-side MOSFET (Q1) by transferring charge from  $C_{BST}$ . As Q1 turns on, the SW pin rises up to  $V_{DCIN}$ , forcing the BST pin to  $V_{DCIN} + V_{C(BST)}$ , which is enough gate-to-source voltage to hold Q1 on. To complete the cycle, Q1 is switched off by pulling the gate down to the voltage at the SW pin. When the low-side MOSFET (Q2) turns on, the SW pin is pulled to ground. This allows the bootstrap capacitor to charge up to VCC again.

When the driver is enabled, the driver's output is in phase with the IN pin. Table 4 shows the relationship between DRVH and the different control inputs of the ADP3419.

### OVERLAP PROTECTION CIRCUIT

The overlap protection circuit prevents both main power switches, Q1 and Q2, from being on at the same time. This is done to prevent shoot-through currents from flowing through both power switches and the associated losses that can occur during their on-off transitions. The overlap protection circuit accomplishes this by adaptively controlling the delay from Q1's turn-off to Q2's turn-on, and the delay from Q2's turn-off to Q1's turn-on.

To prevent the overlap of the gate drives during Q1's turn-off and Q2's turn-on, the overlap circuit monitors the voltage at the SW pin and DRVH pin. When IN goes low, Q1 begins to turn off. The overlap protection circuit waits for the voltage at the SW and DRVH pins to both fall below 1.6 V. Once both of these conditions are met, Q2 begins to turn on. Using this method, the overlap protection circuit ensures that Q1 is off before Q2 turns on, regardless of variations in temperature, supply voltage, gate charge, and drive current. There is, however, a timeout circuit that overrides the waiting period for the SW and DRVH pins to reach 1.6 V. After the timeout period has expired, DRVL is asserted high regardless of the SW and DRVH voltages. In the opposite case, when IN goes high, Q2 begins to turn off after a propagation delay. The overlap protection circuit waits for the voltage at DRVL to fall below 1.6 V, after which DRVH is asserted high and Q1 turns on.

# ADP3419

## LOW-SIDE DRIVER SHUTDOWN

The low-side driver shutdown  $\overline{\text{DRVLS D}}$  allows a control signal to shut down the synchronous rectifier. Under light load conditions,  $\overline{\text{DRVLS D}}$  should be pulled low before the polarity reversal of the inductor current to maximize light load conversion efficiency.  $\overline{\text{DRVLS D}}$  can also be pulled low for reverse voltage protection purposes.

When  $\overline{\text{DRVLS D}}$  is low, the low-side driver stays low. When  $\overline{\text{DRVLS D}}$  is high, the low-side driver is enabled and controlled by the driver signals, as previously described.

## LOW-SIDE DRIVER TIMEOUT

In normal operation, the DRVH signal tracks the IN signal and turns off the Q1 high-side switch with a few 10 ns delay ( $t_{\text{pd}(\text{DRVH})}$ ) following the falling edge of the input signal. When Q1 is turned off, DRVL is allowed to go high, Q2 turns on, and the SW node voltage collapses to zero. But in a fault condition such as a high-side Q1 switch drain-source short circuit, the SW node cannot fall to zero, even when DRVH goes low. The ADP3419 has a timer circuit to address this scenario. Every time the IN goes low, a DRVL on-time delay timer is triggered. If the SW node voltage does not trigger a low-side turn-on, the DRVL on-time delay circuit does it instead, when it times out with  $t_{\text{SW}(\text{TO})}$  delay. If Q1 is still turned on, that is, its drain is shorted to the source, Q2 turns on and creates a direct short circuit across the  $V_{\text{DCIN}}$  voltage rail. The crowbar action causes the fuse in the  $V_{\text{DCIN}}$  current path to open. The opening of the fuse saves the load (CPU) from potential damage that the high-side switch short circuit could have caused.

## CROWBAR FUNCTION

In addition to the internal low-side drive time-out circuit, the ADP3419 includes a CROWBAR input pin to provide a means for additional overvoltage protection. When CROWBAR goes high, the ADP3419 turns off DRVH and turns on DRVL. The crowbar logic overrides the overlap protection circuit, the shutdown logic, the  $\overline{\text{DRVLS D}}$  logic, and the UVLO protection on DRVL. Thus, the crowbar function maximizes the overvoltage protection coverage in the application. The CROWBAR can be either driven by the CLAMP pin of buck controllers, such as the ADP3422, ADP3203, ADP3204, or ADP3205, or controlled by an independent overvoltage monitoring circuit.

Table 4. ADP3419 Truth Table

CROWBAR	UVLO	$\overline{\text{SD}}$	$\overline{\text{DRVLS D}}$	IN	DRVH	DRVL
L	L	H	H	H	H	L
L	L	H	H	L	L	H
L	L	H	L	H	H	L
L	L	H	L	L	L	L
L	L	L	*	*	L	L
L	H	*	*	*	L	L
H	L	*	*	*	L	H
H	H	*	*	*	L	H

\* = Don't Care.

## APPLICATION INFORMATION

### SUPPLY CAPACITOR SELECTION

For the supply input (VCC) of the ADP3419, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents drawn. Use a 10  $\mu\text{F}$  or 4.7  $\mu\text{F}$  multilayer ceramic (MLC) capacitor. MLC capacitors provide the best combination of low ESR and small size, and can be obtained from the following vendors.

**Table 5.**

Vendor	Part Number	Web Address
Murata	GRM235Y5V106Z16	www.murata.com
Taiyo-Yuden	EMK325F106ZF	www.t-yuden.com
Tokin	C23Y5V1C106ZP	www.tokin.com

Keep the ceramic capacitor as close as possible to the ADP3419.

### BOOTSTRAP CIRCUIT

The bootstrap circuit uses a charge storage capacitor ( $C_{BST}$ ) and a Schottky diode (D1), as shown in Figure 17. Selection of these components can be done after the high-side MOSFET has been chosen. The bootstrap capacitor must have a voltage rating that is able to handle at least 5 V more than the maximum supply voltage. The capacitance is determined by

$$C_{BST} = \frac{Q_{HSGATE}}{\Delta V_{BST}} \quad (1)$$

where:

$Q_{HSGATE}$  is the total gate charge of the high-side MOSFET.

$\Delta V_{BST}$  is the voltage droop allowed on the high-side MOSFET drive.

For example, two IRF7811 MOSFETs in parallel have a total gate charge of about 36 nC. For an allowed droop of 100 mV, the required bootstrap capacitance is 360 nF. A good quality ceramic capacitor should be used, and derating for the significant capacitance drop of MLCs at high temperature must be applied. In this example, selection of 470 nF or even 1  $\mu\text{F}$  would be recommended.

A Schottky diode is recommended for the bootstrap diode due to its low forward drop, which maximizes the drive available for the high-side MOSFET. The bootstrap diode must also be able to handle at least 5 V more than the maximum battery voltage. The average forward current can be estimated by

$$I_{F(AVG)} = Q_{HSGATE} \times f_{MAX} \quad (2)$$

where  $f_{MAX}$  is the maximum switching frequency of the controller.

### POWER AND THERMAL CONSIDERATIONS

The major power consumption of the ADP3419-based driver circuit is from the dissipation of MOSFET gate charge. It can be estimated as

$$P_{MAX} \approx VCC \times (Q_{HSGATE} + Q_{LSGATE}) \times f_{MAX} \quad (3)$$

where:

VCC is the supply voltage 5 V.

$f_{MAX}$  is the highest switching frequency.

$Q_{HSGATE}$  and  $Q_{LSGATE}$  are the total gate charge of high-side and low-side MOSFETs, respectively.

For example, the ADP3419 drives two IRF7821 high-side MOSFETs and two IRF7832 low-side MOSFETs. According to the MOSFET data sheets,  $Q_{HSGATE} = 18.6$  nC and  $Q_{LSGATE} = 68$  nC. Given that  $f_{MAX}$  is 300 kHz,  $P_{MAX}$  would be about 130 mW.

Part of this power consumption generates heat inside the ADP3419. The temperature rise of the ADP3419 against its environment is estimated as

$$\Delta T \approx \theta_{JA} \times P_{MAX} \times \eta \quad (4)$$

where  $\theta_{JA}$  is ADP3419's thermal resistance from junction to air, given in the absolute maximum ratings as 220°C/W for a 4-layer board.

The total MOSFET drive power dissipates in the output resistance of ADP3419 and in the MOSFET gate resistance as well.  $\eta$  represents the ratio of power dissipation inside the ADP3419 over the total MOSFET gate driving power. For normal applications, a rough estimation for  $\eta$  is 0.7. A more accurate estimation can be calculated using

$$\eta \approx \frac{Q_{HSGATE}}{Q_{HSGATE} + Q_{LSGATE}} \times \left( \frac{0.5 \times R1}{R1 + R_{HSGATE} + R} + \frac{0.5 \times R2}{R2 + R_{HSGATE}} \right) + \frac{Q_{LSGATE}}{Q_{HSGATE} + Q_{LSGATE}} \times \left( \frac{0.5 \times R3}{R3 + R_{LSGATE}} + \frac{0.5 \times R4}{R4 + R_{LSGATE}} \right) \quad (5)$$

where:

$R1$  and  $R2$  are the output resistances of the high-side driver:

$R1 = 1.7$  (DRVH – BST),  $R2 = 0.8$  (DRVH – SW).

$R3$  and  $R4$  are the output resistances of the low-side driver:

$R3 = 1.7$  (DRVL – VCC),  $R4 = 0.8$  (DRVL – GND).

$R$  is the external resistor between the BST pin and the BST capacitor.

$R_{HSGATE}$  and  $R_{LSGATE}$  are gate resistances of high-side and low-side MOSFETs, respectively.

Assuming that  $R = 0$  and that  $R_{HSGATE} = R_{LSGATE} = 0.5$ , Equation 5 gives a value of  $\eta = 0.71$ . Based on Equation 4, the estimated temperature rise in this example is about 22°C.

# ADP3419

## PC BOARD LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards. Figure 18 gives an example of the typical land patterns based on the guidelines given here.

- The VCC bypass capacitor should be located as close as possible to the VCC and GND pins. Place the ADP3419 and bypass capacitor on the same layer of the board, so that the PCB trace between the ADP3419 VCC pin and the MLC capacitor does not contain any via. An ideal location for the bypass MLC capacitor is near Pin 5 and Pin 6 of the ADP3419.
- High frequency switching noise can be coupled into the VCC pin of the ADP3419 via the BST diode. Therefore, do not connect the anode of the BST diode to the VCC pin with a short trace. Use a separate via or trace to connect the anode of the BST diode directly to the VCC 5 V power rail.
- It is best to have the low-side MOSFET gate close to the DRVL pin; otherwise, use a short and very thick PCB trace between the DRVL pin and the low-side MOSFET gate.

- Fast switching of the high-side MOSFET can reduce switching loss. However, EMI problems can arise due to the severe ringing of the switch node voltage. Depending on the character of the low-side MOSFET, a very fast turn-on of the high-side MOSFET may falsely turn on the low-side MOSFET through the dv/dt coupling of its Miller capacitance. Therefore, when fast turn-on of the high-side MOSFET is not required by the application, a resistor of about  $1\ \Omega$  to  $2\ \Omega$  can be placed between the BST pin and the BST capacitor to limit the turn-on speed of the high-side MOSFET.





Figure 18. External Component Placement Example

04620-0-017

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-BA

Figure 19. 10-Lead Mini Small Outline Package [MSOP] (RM-10)  
Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Quantity per Reel	Branding
ADP3419JRM-REEL	0°C to 100°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	3000	P9A
ADP3419JRMZ-REEL <sup>1</sup>	0°C to 100°C	10-Lead Mini Small Outline Package (MSOP)	RM-10	3000	P9B

<sup>1</sup> Z = Pb-free part.

**ADP3419**

**NOTES**

**NOTES**

**ADP3419**

**NOTES**