MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Document order number: MC33790/D
Rev 6.0, 02/2004

Advance Information

| 33790 |

# Two-Channel Distributed System Interface (DSI) Physical Interface Device

The 33790 is a two-channel physical layer interface IC for the Distributed System Interface (DSI) bus. It is designed to meet automotive requirements. It can also be used in nonautomotive applications. It supports bidirectional communication between slave and master ICs. Some slave devices derive a regulated 5.0 V from the bus, which can be used to power sensors, thereby eliminating the need for additional circuitry and wiring.

Features

- Two Independent DSI Compatible Busses
- Pinout Matched to MC68HC55 (SPI to DSI Logic)
- Wave-Shaped Bus Output Voltage
- Independent Thermal Shutdown and Current Limit
- Return Signalling Current Detection
- Internal Logic Input Pull-Ups and Pull-Downs
- On-Board Charge Pump
- 2.0 kV ESD Capability
- Communications Rate Up to 150 kbps
- Motorola now offers Pb-free packages with sufix code EG

**TWO-CHANNEL DISTRIBUTED SYSTEM INTERFACE (DSI) PHYSICAL INTERFACE DEVICE**

EG (Pb free) SUFFIX
DW SUFFIX
CASE 751G

ORDERING INFORMATION

Device	Temperature Range (T_J)	Package
MC33790DW/R2	-40°C to 150°C	16 SOICW
MC33790EG/R2	-40°C to 150°C	16 SOICW

33790 Simplified Application Diagram

Figure 1. 33790 Simplified Internal Block Diagram

```
DSI0F  ⊏⊐  1  ●        16  ⊏⊐  V_DD
DSI0S  ⊏⊐  2            15  ⊏⊐  GND
DSI0R  ⊏⊐  3            14  ⊏⊐  DSI0O
DSI1F  ⊏⊐  4            13  ⊏⊐  V_SUP
DSI1S  ⊏⊐  5            12  ⊏⊐  DSI1O
DSI1R  ⊏⊐  6            11  ⊏⊐  GND
  NC   ⊏⊐  7            10  ⊏⊐  NC
CPCAP  ⊏⊐  8             9  ⊏⊐  NC
```

PIN FUNCTION DESCRIPTION

Pin	Pin Name	Description
1	DSI0F	This logic input controls the frame output for DSI channel 0 in accordance with Table 1, page 8.
2	DSI0S	This logic input controls the signalling output for DSI channel 0 in accordance with Table 1, page 8.
3	DSI0R	This logic output provides the return data for DSI channel 0 in accordance with Table 1, page 8.
4	DSI1F	This logic input controls the frame output for DSI channel 1 in accordance with Table 1, page 8.
5	DSI1S	This logic input controls the signalling output for DSI channel 1 in accordance with Table 1, page 8.
6	DSI1R	This logic output provides the return data for DSI channel 1 in accordance with Table 1, page 8.
7	NC	Unused.
8	CPCAP	Used to store and filter charge pump output.
9	NC	Unused.
10	NC	Unused.
11	GND	Circuit and bus ground return.
12	DSI1O	DSI bus 1 input/output.
13	V_{SUP}	Idle level supply input. The voltage supplied to this pin sets the idle level on the DSI bus.
14	DSI0O	DSI bus 0 input/output.
15	GND	Circuit and bus ground return.
16	V_{DD}	5.0 V logic supply input.

MAXIMUM RATINGS

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Unit

Supply Voltage
   Continuous
   Load Dump - t < 300 ms
	V_{SUP}
	$V_{SUP(t)}$
		-0.5 to 25
		40
			V

Maximum Voltage on Input/Output Pins	V_{DD} DSIxS, DSIxF (Note 1) DSIxO (Note 1)	-0.3 to 5.5 -0.3 to V_{DD}+0.3 -0.3 to V_{SUP}+0.3	V
Storage Temperature	T_{STG}	-55 to 150	°C
Operating Junction Temperature	T_J	-40 to 150	°C
Lead Temperature (IR Reflow Soldering for >60 s @ >183°C), 10 s @ >215°C	T_{SOLDER}	230	°C
Continuous Current per Pin	V_{DD} DSIxR V_{SUP}	0 to 10 -2.5 to 5.0 500	mA
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	45	°C/W
Thermal Shutdown	T_{SD}	155 to 190	°C

ESD Voltage (All Pins)
   Human Body Model (Note 2)
   Machine Model (Note 3)
	V_{ESD1}
	V_{ESD2}
		±2000
		±200
			V

Notes
1. $R = 0\ \Omega$.
2. ESD1 performed in accordance with the Human Body Model (C_{ZAP}=100pF, R_{ZAP}=1500 Ω).
3. ESD2 performed in accordance with the Machine Model (C_{ZAP}=200 pF, R_{ZAP}=0 Ω).

Freescale Semiconductor, Inc.

STATIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions 4.75 V $\leq$ V$_{DD}$ $\leq$ 5.25 V, 8.0 V $\leq$ V$_{SUP}$ $\leq$ 25.0 V, -40°C $\leq$ T$_J$ $\leq$ 150°C unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
SUPPLY					
I$_{SUP}$ Supply Current / Channel (Not Including I$_{OUT}$)					mA
DSIx0 = Idle Voltage, -100 mA $\leq$ I$_{OUT}$ $\leq$ 0 mA	I$_{SUPI}$	–	1.35	3.25	
DSIx0 = Output High Voltage, I$_{OUT}$ = 12 mA	I$_{SUPH}$	–	5.0	9.00	
I$_{DD}$ Supply Current / Channel	I$_{DD}$	–	0.5	1.0	mA
BUS TRANSMITTER					
V$_{SUP}$ to DSIxO ON Resistance (During Idle)	R$_{DS(on)}$				Ω
I$_{OUT}$ = -100 mA		–	–	10	
Output High Voltage	DSIV$_{OH}$				V
DSIx0 (-15 mA $\leq$ I$_{OUT}$ $\leq$ 1.0 mA)		4.175	4.5	4.825	
Output Low Voltage	DSIV$_{OL}$				V
DSIx0 (-15 mA $\leq$ I$_{OUT}$ $\leq$ 1.0 mA)		1.325	1.5	1.675	
Output High-Side Current Limit (Note 4)	I$_{CLH}$	-100	–	-200	mA
Output Low-Side Current Limit (Note 4)	I$_{CLL}$	110	–	220	mA
Input Leakage	DSI$_{IB}$				μA
DSIxO When DSIxF Is High and DSIxS Is Low (0 V $\leq$ DSIxO $\leq$ Min (V$_{SUP}$ = 16.5 V))		-200	–	50	
BUS RECEIVER					
Return Current Threshold	I$_{RH}$	-5.0	-6.0	-7.0	mA
MICROCONTROLLER INTERFACE					
Logic Input Thresholds DSIxS, DSIxF	V$_{IN(TH)}$	1.10	–	2.20	V
Output High Voltage	V$_{OH}$				V
DSIxR Pin = -0.5 mA		0.8 ∗ V$_{DD}$	–	V$_{DD}$	
Output Low Voltage	V$_{OL}$				V
DSIxR Pin = 1.0 mA		0.0	–	0.2 ∗ V$_{DD}$	
Internal Pull-Up for DSIxF	I$_{IL}$	-100	–	-10	μA
Internal Pull-Down for DSIxS	I$_{IH}$	10	–	100	μA

Notes
4. After 10 μs settling time (assured by design).

Freescale Semiconductor, Inc.

DYNAMIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions 4.75 V $\leq$ V_{DD} $\leq$ 5.25 V, 8.0 V $\leq$ V_{SUP} $\leq$ 25.0 V, -40°C $\leq$ T_J $\leq$ 150°C unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
MICROCONTROLLER INTERFACE					
Microcontroller Signal Cycle Time	t_{cyc}	6.6	–	1000	μs
Microcontroller Signal Low Time	t_{cycL}	2.0	–	667	μs
Microcontroller Signal High Time	t_{cycH}	2.0	–	667	μs
Microcontroller Signal Duty Cycle for Logic Zero	DC_{Lo}	30	33	36	%
Microcontroller Signal Duty Cycle for Logic One	DC_{Hi}	60.0	66.7	72.0	%
Microcontroller Signal Slew Time (Note 5)	t_{slew}	–	–	500	ns
Frame Start to Signal Delay Time	t_{DLY1}	t_{cyc}-0.1	t_{cyc}	t_{cyc}+0.1	μs
Signal End to Frame End Delay Time	t_{DLY2}	1.0	–	–	μs
Rise Time (Note 5)	t_{RISE}	0	–	100	ns
Fall Time (Note 5)	t_{FALL}	0	–	100	ns
BUS TRANSMITTER					
Idle to Frame and Frame to Idle Slew Rate C $\leq$ 5.0 nF	$t_{slew(FRAME)}$	 3.0	 6.0	 10.0	V/μs
Signal High to Low and Signal Low to High Slew Rate C $\leq$ 5.0 nF	$t_{slew(SIGNAL)}$	 3.0	 4.5	 8.0	V/μs
Data Valid (V_{SUPx} = 25 V, C_L $\leq$ 5.0 nF) DSIxF, $V_{IN(TH)}$ to DSIxO = 5.3 V DSIxS, $V_{IN(TH)}$ to DSIxO = 2.6 V DSIxS, $V_{IN(TH)}$ to DSIxO = 3.4 V DSIxF, $V_{IN(TH)}$ to DSIxO = 7.0 V	 t_{DVLD1} t_{DVLD2} t_{DVLD3} t_{DVLD4}	 2.44 0.25 0.25 0.25	 – – – –	 6.56 1.3 1.3 1.3	μs
BUS RECEIVER					
Receiver Delay Time I = 9.0 mA to DSIxR = 0.8$*V_{DD}$ I = -1.0 mA to DSIxR = 0.2$*V_{DD}$	 t_{DRH} t_{DRL}	 – –	 400 400	 750 750	ns

Notes
5. Slew times and rise and fall times between 10% and 90% of output high and low levels.

Figure 2. Timing Characteristics

Freescale Semiconductor, Inc.

SYSTEM/APPLICATION INFORMATION

INTRODUCTION

The 33790 is designed to provide the interface between logic and the DSI bus. It accepts signals with a typical 0 V to 5.0 V logic level to control the state of the bus output (Idle Level, Logic High Level, Logic Low Level, and High Impedance). It detects the current drawn from the bus output during signaling and outputs a 0 V to 5.0 V logic level corresponding to the bus current being above (Logic [1] out) the bus return logic [1] current or below (Logic [0] out). The 33790 contains current limiting of the bus outputs as required by the DSI Bus specification and thermal shutdown to protect itself from damage. Two independent DSI bus outputs are provided by the IC.

FUNCTIONAL DESCRIPTION

Bus Driver and Receiver

The Wave-Shaper converts the 0 V to 5.0 V logic inputs from DSIxF (frame) and DSIxS (signal) to a wave-shaped signal on the DSIxO output, as shown in the timing diagrams in Figure 2, page 7, and the truth table in Table 1. The Bus Current Sense detects the current being drawn by the device(s) on the bus during signalling (DSIxF=0). If the current is above a set level, DSIxR will be high; otherwise, it is low.

Table 1. DSI Bus Truth Table

DSIxF	DSIxS	T_{LIM}	DSIR	DSIxO
0	0	0	Return Data	Low (1.5 V)
0	1	0	Return Data	High (4.5 V)
1	0	0	0	High Impedance
1	1	0	0	Idle $\geq V_{SUP}$-0.5 V
X	X	1	1	High Impedance

The current for the idle state is from the supply connected to V_{SUP} and this supply should not be current limited below 250 mA per channel. During idle state, the voltage on the DSI bus will be very close to the V_{SUP} voltage.

Internal thermal shutdown circuitry and current limit individually protect the DSIxO outputs from shorts to battery and ground.

Typically, the thermal shutdown occurs between 160°C and 170°C. If the junction temperature rises above this temperature, the output drivers for DSIxO are disabled by the thermal shutdown circuitry. The output drivers remain off until the junction temperature decreases below approximately 155°C, at which time the thermal shutdown circuitry turns off and the outputs are re-enabled. Each DSIxO output has a unique thermal sense and shutdown circuit, so a short on one channel does not affect the other channel.

Charge Pump

The charge pump uses on-board capacitors to step the input voltage up to the voltage needed to drive the on-board transmitter FETs. A filter/storage capacitor is connected to CPCAP to hold the stepped-up voltage.

Input Pull-Ups and Pull-Downs

Internal current pull-ups are used on the DSIxF pins and pull-downs on the DSIxS pins. If these pins are left unconnected, their associated DSI bus will go to the unused (high impedance) state.

APPLICATIONS

The 33790 is intended for use in a DSI system. This device supplies the interface between standard logic levels and the voltage and current required for the DSI bus. Two independent DSI busses are supported by this part. The 33790 does not form the timing for the DSI bus. This is done by logic either embedded in a microcontroller or by the MC68HC55, which uses SPI commands and forms DSI protocol for communications over the DSI bus.

The pins from the MC68HC55 are made to line up with the pins connecting to the 33790. This includes all the DSIxF, DSIxS, and DSIxR pins.

A capacitor attached to CPCAP serves as a charge reservoir for the gate drive charge pump. This circuit creates a voltage that is higher than the source of the N-channel output transistor. This allows turning on of the transistor enough to prevent any significant voltage drop across it. The rest of charge pump electronics are completely self-contained on the IC.

Freescale Semiconductor, Inc.

PACKAGE DIMENSIONS

EG (Pb free)SUFFIX
DW SUFFIX
16-LEAD SOIC WIDE BODY
PLASTIC PACKAGE
CASE 751G-04
ISSUE D

| ⊕ | 0.25 Ⓜ | B |

8X 10.55 / 10.05

PIN'S NUMBER

1

16

PIN 1 INDEX

[A]

2.65 / 2.35

0.25 / 0.10

16X 0.49 / 0.35 /6\

| ⊕ | 0.25 Ⓜ | T | A | B |

8 9

/4\ 10.45 / 10.15

A A

A A

7.6 / 7.4

[B]

/5\

14X 1.27

T SEATING PLANE

16X

| ⌒ | 0.1 | T |

NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
3. DATUMS A AND B TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
4. THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
5. THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.62mm.

0.75 / 0.25 X45°

0.32 / 0.23

1.0 / 0.4

7° / 0°

SECTION A-A

Freescale Semiconductor, Inc.

NOTES

Freescale Semiconductor, Inc.

NOTES

Freescale Semiconductor, Inc.

MOTOROLA