

## Freescal Semiconductor

### Technical Data

Document Number: MRF5S21045

Rev. 1, 7/2005

# RF Power Field Effect Transistors

## N-Channel Enhancement-Mode Lateral MOSFETs

Designed for W-CDMA base station applications with frequencies from 2110 to 2170 MHz. Suitable for TDMA, CDMA and multicarrier amplifier applications. To be used in Class AB for PCN - PCS/cellular radio and WLL applications.

- Typical 2-carrier W-CDMA Performance:  $V_{DD} = 28$  Volts,  $I_{DQ} = 500$  mA,  $P_{out} = 10$  Watts Avg., Full Frequency Band, Channel Bandwidth = 3.84 MHz, PAR = 8.5 dB @ 0.01% Probability on CCDF.  
Power Gain — 14.5 dB  
Drain Efficiency — 25.5%  
IM3 @ 10 MHz Offset — -37 dBc @ 3.84 MHz Channel Bandwidth  
ACPR @ 5 MHz Offset — -39 dBc @ 3.84 MHz Channel Bandwidth
- Capable of Handling 5:1 VSWR, @ 28 Vdc, 2110 MHz, 45 Watts CW Output Power
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- Internally Matched for Ease of Use
- Qualified Up to a Maximum of 32  $V_{DD}$  Operation
- Integrated ESD Protection
- N Suffix Indicates Lead-Free Terminations
- 200°C Capable Plastic Package
- In Tape and Reel. R1 Suffix = 500 Units per 44 mm, 13 inch Reel.

**MRF5S21045NR1**  
**MRF5S21045NBR1**  
**MRF5S21045MR1**  
**MRF5S21045MBR1**

**2170 MHz, 10 W AVG., 28 V**  
**2 x W-CDMA**  
**LATERAL N-CHANNEL**  
**RF POWER MOSFETs**

**CASE 1486-03, STYLE 1**  
**TO-270 WB-4**  
**PLASTIC**  
**MRF5S21045NR1(MR1)**

**CASE 1484-02, STYLE 1**  
**TO-272 WB-4**  
**PLASTIC**  
**MRF5S21045NBR1(MBR1)**

**Table 1. Maximum Ratings**

| Rating                                                                   | Symbol    | Value       | Unit      |
|--------------------------------------------------------------------------|-----------|-------------|-----------|
| Drain-Source Voltage                                                     | $V_{DSS}$ | -0.5, +68   | Vdc       |
| Gate-Source Voltage                                                      | $V_{GS}$  | -0.5, +15   | Vdc       |
| Total Device Dissipation @ $T_C = 25^\circ\text{C}$<br>Derate above 25°C | $P_D$     | 130<br>0.74 | W<br>W/°C |
| Storage Temperature Range                                                | $T_{stg}$ | -65 to +150 | °C        |
| Operating Junction Temperature                                           | $T_J$     | 200         | °C        |
| CW Operation                                                             | CW        | 45          | W         |

**Table 2. Thermal Characteristics**

| Characteristic                                                                                           | Symbol          | Value (1,2)  | Unit |
|----------------------------------------------------------------------------------------------------------|-----------------|--------------|------|
| Thermal Resistance, Junction to Case<br>Case Temperature 80°C, 45 W CW<br>Case Temperature 79°C, 10 W CW | $R_{\theta JC}$ | 1.35<br>1.48 | °C/W |

- MTTF calculator available at <http://www.freescale.com/rf>. Select Tools/Software/Application Software/Calculators to access the MTTF calculators by product.
- Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.freescale.com/rf>. Select Documentation/Application Notes - AN1955.

**NOTE - CAUTION** - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

**Table 3. ESD Protection Characteristics**

| Test Methodology                      | Class        |
|---------------------------------------|--------------|
| Human Body Model (per JESD22-A114)    | 1C (Minimum) |
| Machine Model (per EIA/JESD22-A115)   | A (Minimum)  |
| Charge Device Model (per JESD22-C101) | IV (Minimum) |

**Table 4. Moisture Sensitivity Level**

| Test Methodology                      | Rating | Package Peak Temperature | Unit |
|---------------------------------------|--------|--------------------------|------|
| Per JESD 22-A113, IPC/JEDEC J-STD-020 | 3      | 260                      | °C   |

**Table 5. Electrical Characteristics** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

**Off Characteristics**

|                                                                                                   |           |   |   |    |                 |
|---------------------------------------------------------------------------------------------------|-----------|---|---|----|-----------------|
| Zero Gate Voltage Drain Leakage Current<br>( $V_{DS} = 68\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) | $I_{DSS}$ | — | — | 10 | $\mu\text{Adc}$ |
| Zero Gate Voltage Drain Leakage Current<br>( $V_{DS} = 28\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) | $I_{DSS}$ | — | — | 1  | $\mu\text{Adc}$ |
| Gate-Source Leakage Current<br>( $V_{GS} = 5\text{ Vdc}$ , $V_{DS} = 0\text{ Vdc}$ )              | $I_{GSS}$ | — | — | 1  | $\mu\text{Adc}$ |

**On Characteristics**

|                                                                                           |              |     |     |      |     |
|-------------------------------------------------------------------------------------------|--------------|-----|-----|------|-----|
| Gate Threshold Voltage<br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 120\text{ }\mu\text{Adc}$ ) | $V_{GS(th)}$ | 2   | —   | 3.5  | Vdc |
| Gate Quiescent Voltage<br>( $V_{DS} = 28\text{ Vdc}$ , $I_D = 500\text{ mAdc}$ )          | $V_{GS(Q)}$  | 2   | 3.8 | 5    | Vdc |
| Drain-Source On-Voltage<br>( $V_{GS} = 10\text{ Vdc}$ , $I_D = 1.2\text{ Adc}$ )          | $V_{DS(on)}$ | 0.2 | —   | 0.35 | Vdc |
| Forward Transconductance<br>( $V_{DS} = 10\text{ Vdc}$ , $I_D = 1.2\text{ Adc}$ )         | $g_{fs}$     | —   | 3.2 | —    | S   |


**Dynamic Characteristics <sup>(1)</sup>**

|                                                                                                                       |           |   |     |   |    |
|-----------------------------------------------------------------------------------------------------------------------|-----------|---|-----|---|----|
| Reverse Transfer Capacitance<br>( $V_{DS} = 28\text{ Vdc} \pm 30\text{ mV(rms)ac}$ @ 1 MHz, $V_{GS} = 0\text{ Vdc}$ ) | $C_{rss}$ | — | 0.9 | — | pF |
|-----------------------------------------------------------------------------------------------------------------------|-----------|---|-----|---|----|

**Functional Tests** (In Freescale Test Fixture, 50 ohm system)  $V_{DD} = 28\text{ Vdc}$ ,  $I_{DQ} = 500\text{ mA}$ ,  $P_{out} = 10\text{ W Avg.}$ ,  $f_1 = 2112.5\text{ MHz}$ ,  $f_2 = 2122.5\text{ MHz}$  and  $f_1 = 2157.5\text{ MHz}$ ,  $f_2 = 2167.5\text{ MHz}$ , 2-carrier W-CDMA, 3.84 MHz Channel Bandwidth Carriers. ACPR measured in 3.84 MHz Channel Bandwidth @  $\pm 5\text{ MHz}$  Offset. IM3 measured in 3.84 MHz Bandwidth @  $\pm 10\text{ MHz}$  Offset. PAR = 8.5 dB @ 0.01% Probability on CCDF.

|                              |          |      |      |      |     |
|------------------------------|----------|------|------|------|-----|
| Power Gain                   | $G_{ps}$ | 13.5 | 14.5 | 16.5 | dB  |
| Drain Efficiency             | $\eta_D$ | 24   | 25.5 | —    | %   |
| Intermodulation Distortion   | IM3      | —    | -37  | -35  | dBc |
| Adjacent Channel Power Ratio | ACPR     | —    | -39  | -37  | dBc |
| Input Return Loss            | IRL      | —    | -12  | -9   | dB  |

1. Part is internally matched both on input and output.




Z1, Z9 0.250" x 0.080" Microstrip  
 Z2 0.987" x 0.080" Microstrip  
 Z3 0.157" x 0.080" Microstrip  
 Z4 0.375" x 0.080" Microstrip  
 Z5 0.480" x 1.000" Microstrip  
 Z6 0.510" x 0.080" Microstrip

Z7 0.500" x 1.000" Microstrip  
 Z8, Z13 0.270" x 0.080" Microstrip  
 Z10 0.789" x 0.080" Microstrip  
 Z11 0.527" x 0.080" Microstrip  
 Z12 0.179" x 0.080" Microstrip  
 PCB Taconic TLX8-0300, 0.030",  $\epsilon_r = 2.55$

**Figure 1. MRF5S21045NR1(NBR1)/MR1(MBR1) Test Circuit Schematic**

**Table 6. MRF5S21045NR1(NBR1)/MR1(MBR1) Test Circuit Component Designations and Values**

| Part                 | Description                                      | Part Number     | Manufacturer      |
|----------------------|--------------------------------------------------|-----------------|-------------------|
| C1                   | 220 nF Chip Capacitor (1812)                     | 1812Y224KXA     | Vishay - Vitramon |
| C2, C3, C7, C12, C13 | 6.8 pF 100B Chip Capacitors                      | 100B6R8CW       | ATC               |
| C4, C5, C14, C15     | 6.8 $\mu$ F Chip Capacitors (1812)               | C4532X5R1H685MT | TDK               |
| C6                   | 220 $\mu$ F, 63 V Electrolytic Capacitor, Radial | 13668221        | Philips           |
| C8, C10              | 1 pF 100B Chip Capacitors                        | 100B1R0BW       | ATC               |
| C9                   | 1.5 pF 100B Chip Capacitor                       | 100B1R5BW       | ATC               |
| C11                  | 0.5 pF 100B Chip Capacitor                       | 100B0R5BW       | ATC               |
| R1, R2               | 10 k $\Omega$ , 1/4 W Chip Resistors             |                 |                   |
| R3                   | 10 $\Omega$ , 1/4 W Chip Resistor                |                 |                   |



**Figure 2. MRF5S21045NR1(NBR1)/MR1(MBR1) Test Circuit Component Layout**

## TYPICAL CHARACTERISTICS




Figure 3. 2-Carrier W-CDMA Broadband Performance @  $P_{out} = 10$  Watts




Figure 4. 2-Carrier W-CDMA Broadband Performance @  $P_{out} = 20$  Watts




Figure 5. Two-Tone Power Gain versus Output Power






Figure 6. Third Order Intermodulation Distortion versus Output Power


## TYPICAL CHARACTERISTICS




**Figure 7. Intermodulation Distortion Products versus Tone Spacing**




**Figure 8. Pulse CW Output Power versus Input Power**



**Figure 9. 2-Carrier W-CDMA ACPR, IM3, Power Gain and Drain Efficiency versus Output Power**




**Figure 10. Power Gain and Drain Efficiency versus CW Output Power**



**Figure 11. Power Gain versus Output Power**


## TYPICAL CHARACTERISTICS




This above graph displays calculated MTTF in hours x ampere<sup>2</sup> drain current. Life tests at elevated temperatures have correlated to better than  $\pm 10\%$  of the theoretical prediction for metal failure. Divide MTTF factor by  $I_D^2$  for MTTF in a particular application.

**Figure 12. MTTF Factor versus Junction Temperature**


## W-CDMA TEST SIGNAL



**Figure 13. CCDF W-CDMA 3GPP, Test Model 1, 64 DPCH, 67% Clipping, Single-Carrier Test Signal**



**Figure 14. 2-Carrier W-CDMA Spectrum**



$V_{DD} = 28 \text{ Vdc}$ ,  $I_{DQ} = 500 \text{ mA}$ ,  $P_{out} = 10 \text{ W Avg.}$

| f<br>MHz | $Z_{source}$<br>$\Omega$ | $Z_{load}$<br>$\Omega$ |
|----------|--------------------------|------------------------|
| 2000     | $8.15 - j5.91$           | $4.78 - j5.19$         |
| 2110     | $7.07 - j7.32$           | $4.04 - j4.14$         |
| 2140     | $6.28 - j7.71$           | $3.81 - j3.69$         |
| 2170     | $5.61 - j7.85$           | $3.69 - j3.39$         |
| 2200     | $4.92 - j7.85$           | $3.57 - j3.11$         |

$Z_{source}$  = Test circuit impedance as measured from gate to ground.

$Z_{load}$  = Test circuit impedance as measured from drain to ground.






Figure 15. Series Equivalent Source and Load Impedance

---




## NOTES

\_\_\_\_\_



1. CONTROLLING DIMENSION: INCH.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M - 1994.
3. DATUM PLANE - H - IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE - H -.
5. DIMENSION "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS - A - AND - B - TO BE DETERMINED AT DATUM PLANE - H -.
7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.

STYLE 1:  
PIN 1. DRAIN  
2. DRAIN  
3. GATE  
4. GATE  
5. SOURCE



#### NOTES:

1. CONTROLLING DIMENSION: INCH.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DATUM PLANE - H - IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE - H -.
5. DIMENSION "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS - A - AND - B - TO BE DETERMINED AT DATUM PLANE - H -.
7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.

| DIM | INCHES   |      | MILLIMETERS |       |
|-----|----------|------|-------------|-------|
|     | MIN      | MAX  | MIN         | MAX   |
| A   | .100     | .104 | 2.54        | 2.64  |
| A1  | .039     | .043 | 0.99        | 1.09  |
| A2  | .040     | .042 | 1.02        | 1.07  |
| D   | .928     | .932 | 23.57       | 23.67 |
| D1  | .810 BSC |      | 20.57 BSC   |       |
| D2  | .600     | ---  | 15.24       | ---   |
| E   | .551     | .559 | 14          | 14.2  |
| E1  | .353     | .357 | 8.97        | 9.07  |
| E2  | .270     | ---  | 6.86        | ---   |
| E3  | .346     | .350 | 8.79        | 8.89  |
| F   | .025 BSC |      | 0.64 BSC    |       |
| b1  | .164     | .170 | 4.17        | 4.32  |
| c1  | .007     | .011 | .18         | .28   |
| r1  | .063     | .068 | 1.60        | 1.73  |
| e   | .106 BSC |      | 2.69 BSC    |       |
| aaa | .004     |      | .10         |       |

STYLE 1:  
PIN 1: DRAIN  
2. DRAIN  
3. GATE  
4. GATE  
5. SOURCE

CASE 1484-02  
ISSUE B  
TO-272 WB-4  
MRF5S21045NBR1(MBR1)

## ***How to Reach Us:***

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.  
© Freescale Semiconductor, Inc. 2005. All rights reserved.

